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SUMMARY
An electronics design for an image processing terminal- is
presented which uses a raster scanned, el-ectronic storage tube
for storing a single television frame from any television souïce
such as a television camera, television receiver or video
recorder. The storage tube is scanned at normal- TV scan rates
with the video output signal displayed on any conventional-
television monitor.
The stored image may be digitized into a matrix of 64, I2g,
256 or 5I2 rows by 64, I28, 256 or 5I2 columns, each
independently sel-ected resul-ting in a combination of 16 matrices.
During digitization, each row is scanned by the electron beam
which remains stationary over each column for two microseconds
whil-e the video signal is digitized into 1 in 256 levels by an
B-bit analogue-to-digital converter. Each row is digitized and
held temporarily in a random access memory before being
transferred to a minicomputer. This procedure is repeated until
the image has been digitized and moved to the computer for
processing.
After digitally processing the image, the data may be
returned to the storage tube for viewing at normal- tel-evision
scan rates. In this mode, each digitj-zed row is moved from the
computer into the random access memory from where it is converted
to an analogue signal and written on the storage tube. Where
less than 512 rohrs are written on the tube, the system executes a
write-repeat, writing the same information stored in random
access memory over consecutive rows. The write-repeat is set to
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r, 2, 4 or I when 57,2, 256, r2g or 64 rows of data are returned
for storage.
The objective was to develop a prototlpe image processing
terminar capable of being supported by a smal-l general purpose
computer which would also make the system portable. Incl-uded is
a functional- description of the system together with details on
its operatj-on and performance.
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6.I Bus address register
6.2 Data buffer register
6.3 lVord count register





























































7. FUNCTIONAL DESCRTPTION - IMAGE PROCESSTNG TERMINAL





























Read row number function zero
lürite row number function one








Loading the row counter
Reading the row number
4 lVord trans fer counter
5 Ro/Column register













































































Storage tube electrode potentials




































7 .1,2 Frame scan
7.I2-I TV frame scan generator
7 .I2.2 Frame scan switching
7 .12.3 Frame scan driver
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7 .1-3.2 Line scan switching
7 .I3.3 Line scan driver
7.I4 Magnetic focus










Resetting the Image Processing lerminal
Testing status bits
Loading the word count register
Loading the bus address register
Executing a function

































]-O.2 Deflection circuit distortion
10.3 Microcomputer generated image
10.4 Image retention
IO.4.L Storage tube operational
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ÏII MICROCOMPUTER TEST PROGRAMS






The attributes of the human eye are probably taken for
granted. For example, the eye presents hígh resolution, corour,
binocular viewing and functj-ons over a wide range of ambient
light l-evels from near starright to bright sunlight. By
comparison, no colour TV system has yet achieved a similar
performance.
It became apparent when studying the Naval applications of
low light l-evel tel-evision (LLLTV) systems that the eye-brain
combination can be regarded as a powerful image processor which
is difficul-t to emulate, even with today's technology. lfith row
light ]evel devices, the very nature of the image is determined
by the statistical arrival and detection of photons. As the
light level- decreases, the number of photons arriving per unit
time becomes insufficient to form a high resolution image and
their statistical fl-uctuations are such that the image itsetf can
be regarded as noise. The image may be almost obscured by a very
high leveI of background noise from a variety of sources such as
el-ectron noise, head amplifier noise and image intensifier
scintil-l-ations. If the output from the LLLTV camera is recorded
on a video tape recorder and repJ-ayed, there is a significant
degradation in picture quality when examining the image in the
stop frame'mode, when compared with the reprayed image. This
effect is clearly demonstrated in photographs 1 and 2. rn both
cases, the shutter speed of the camera used to photograph the TV
display was set to O.25 second. Photograph 1 shows the resul-t of
photographing the TV disptay from a replay of a stationary scene
at approximately starlight. photograph 2 shows the result of
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photographing the TV display at the same section of video tape
but with the video recorder in the stop frame mode.
The reason for this degradation is that the stimul_i
produced by light impinging on the retina within the eye are
averaged over approximately 0.2 second. This time constant is
often referred to as the eye integration time. Hence the eye can
be regarded as a fil-ter which aveïages the image over 0.2 second,
reacting in effect to a summation of the signal ampì-itudes which
are coherent from TV frame to TV frame and the summation of noise
powers which are incoherent from TV frame to TV frame. rn
essence, the eye is a parallel processor which simuttaneously
operates on al-] points within an image. By contrast, a digital
computer can be regarded as a serial processor which digitizes
the image over a number of points and sequentially processes the
data from each point.
Aside from this important feature, the eye can effectively
perform image stabil-ization by tracking a slowly moving target.
Also, it is not necessary to see al-l- of the target at any one
tj-me. The eye may see aspects of a target which are highlighted
for short periods by sea glint or breaks in heavy cl-oud covering
a moonlit sky. These aspects are pieced together by the brain to
form a composite mental picture of the image. Further, the eye-
brain combination may correl-ate a visual image with a mental-
picture derived from other sources. For exampre, sonar or
audible emissions from a target may be of assistance in visually
identifying it.
At the time this project was concej-ved, work was being
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undertaken to employ a sil-icon dioxide storage tube (see
reference r, 2 and Appendix r) to extend the process of eye
integration by storing the video signal from the LLLTV camera
over a longer period of time. !ühile this proved encouraging in
the laboratory with a stationary targeÈ, the technique was
limited in the fierd because of image movement. photographs 3
and 4 show the effectiveness of this technique by storing an
image for O.2 and 1 second from the same section of video tape
used for the previous photographs. The uneven light distribution
is caused by the electrostatically focused image intensifiers
forming part of the LLLTV camera and the bright arc is the resul-t
of accj-dently exposing the LLLTV camera tube to a bright light.
The rate at which the image moved was usually known, for
example, it was the rate of rol-1 of the platform on which the
LLLTV camera \^¡as mounted. One paper (reference 3) indicated that
the image blur could be partially corrected by digital processing
techniques. This prompted the idea of marrying the storage tube
with a digitar computer. Because of the type of application




A large amount of data is generated by digitizing just one
image. For example, digiLizing an image into 1 in 2s6 l-evel-s
over a matrix of 51-2 x 5I2 points resul-ts in I/4 nillion B-bit
bytes of data. This vol-ume of data cou]d be hel-d only in the
centra] memory of either a special purpose computer or an
extremel-y large computer. The former was not avail-able and the
l-atter, ârr rBM 370, Þ/as neither portable nor did it allow for
easy access to a hardware interface.
The final- choice of a computer was restricted to what was
available, in this case, a PDP-LL/AS minicomputer with a DR11-B
direct memory access interface bus. Not all of the generated
data coul-d be accommodated in central memory, hence the
additional requirement for a fast access, mass storage device.
This requirement was satisfied by an RM02 disk unit. The next
question was, how best to store this data on disk? Data is
generally stored on disk units in logical blocks. one digitized
row was consídered a suitable choice for a logicatr block of data.
The final configuration for the Image Processing Terminal is
shown in figure 1.
Although the PDP-I7/45 is one of the most powerful
computers within the PDP-11 family, it shoul-d be noted that the
Image Processing Terminal has been designed to interface with the
small-est PDP-11 computer capable of supporting a DR11-B interface
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3. IMAGE PROCESSING
A system which provides a means of digitizing an image and
displaying the processed image is a useful- tool- for investigating
a much broader fie1d of image processing than just correcting for
image bl-ur- For example, one important area of signal processing
is the Fourier Transform, a topic wel-t known to el-ectrical-
engineers. Greater emphasis has been placed on the Fourier
Transform with the development of fast processíng techniques such
as the Fast Fourier Transform, see references 4 and 5. rts
advantage l-ies in the fact that the signal is converted from the
time domain to the frequency domain where it becomes a simple
task to implement various filtering techniques. The filtered
waveform is then converted back to the time domain by the inverse
Fourier Transform.
The Fast Fourier Transform (FFT) is performed on a two
dimensional- image by imprementing the FFT firstly on rows and
then on col-umns. rf for example, a matrix of 2N rovrs by zM
col-umns was stored in row accessj-ble order on disk, performing
the FFT on rows would invol-ve zN disk read/write operations to
retrieve each rol7, perform the FFT, and return the processed ror^rs
to disk. The difficul-ty now lies in performing the FFT on
columns. All rohrs must be accessed to recover one col-umn of
data. This invol-ves 2(N+u) ai=r read,/write operations to perform
the FFT on every col-umn. A matrix of l-024 x LO24 points would
require in excess of 106 disk read/write operations. Based on a
disk read or write time of 40 mil-liseconds, over 23 hours of disk
transfers would be necessary to process the image. This time
woul-d be doubled when applying the inverse FFT.
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The number of disk transfers was reduced significantly by
applying a technique developed in reference 6, rA Fast Computer
Method for Matrj-x Transposing'. This method transfers row pairs
from disk to central memory, exchanges certain el_ements and
returns the row pairs to disk. rt requires N passes through a
matrix of 2N x 2N points, transposing the matrix in N x 2N disk
read/write operations. This represents a ten-foId reduction in
disk transfers when appried to the previous exampre. Even
further gains can be achieved if more than one row paír can be
held in central memory.
rn principJ-e, ro\^i pairs are retrieved in a binary sequence
and elements are exchanged in a binary pattern. For exampre,
during the first pass through the matrix, adjacent row pairs are
retrieved and el-ements are exchanged. rn pass two, al_ternate
rohrs are transferred to memory and pairs of el_ements are
exchanged. Rows, four apart are retrieved in the third pass and
blocks of four elements are exchanged. rn general, ro\^r pairs
,(e-t) apart are accessed in pass p and blocks of 2(P-1) elements
are exchanged. It can be seen that if the matrix is transposed
after performing the FFT on all rows, the FFT can be performed on
each transposed column. In practice, the FFT could be performed
on the transposed columns during the l_ast pass through the
transpose al-gorithm.
Another technique Ì^Ias developed by the author to modj-fy the
transpose algorithm enabling iÈ to be performed in bit-reversed
order. Simple and efficient bit-reversal- FFT algorithms could
then be performed on the data, see reference 7. Reference 7
gives a background into the FFT algorithms, the transpose
B
algorithm from disk and the bit-reversed transpose algorithm.
The report represents the theoretical background for the row
digitization approach and has such a significant bearing on the
hardware for this project that a microfiche is included inside
the rear cover.
lhe bit-reversed transpose is simil_ar to the normal
transpose in that row pairs are retrieved in the same order, the
difference being that elements are exchanged in the reverse
order- That is, the pattern of element exchange during the last
pass through the matrix in the norma1 transpose is performed
during the first pass of the bit-reversed transpose. rn gerreral,
pairs of rows ,(e't) apart are accessed in pass p and blocks of
,(r-e) elements are exchanged.
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4. IMAGE PROCESSING TERMINAL
the Image Processing Terminal- incorporates a silicon
dioxide storage tube (see Appendix I) which functions as a single
frame video store. rt is erectronicalJ-y coupred to a pDp-11
minicomputer via a DR11-B direct memory access (DMA) interface
bus, as shown in figure 1.
4.1- Image storagre
A video signal from any conventional- TV source such as a
TV camera, TV receiver or video recorder can be stored on the
storage tube. video storage may be initiated either manually
or by the computer. rn the manual mode, the number of frames
over which storage occurs is set by front panel thumbwheel
switches. Normatly these switches are set to 2 TV frames or
one TV field, a field being 625 scan l-ines. vrrhen integration
techniques are employed, the switches may be set in the range
1 to 99 TV frames. rn the computer initiated mode, the number
of storage frames (1 to 99) is transmitted by the computer.
rf a zero is transmitted, the thumbwheel switch setting is
accepted.
4.2 Digitization
The stored image may be digitized into a matrix of. 64,
I2B, 256 or 5I2 rows by 64, I28, 256 or 5I2 columns, each
independently sel-ected giving a combination of 16 matrices.
upon a command from the computer, a code defining the serected
matrix combination is l-oaded into a register and the storage
tube executes a 1 mil-l-isecond retrace to the top left-hand
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corner of the stored image. rt then automaticalj-y proceeds to
digitize the first ro\^r, remaj-ning stationary over each co1umn
for 2 microseconds while the video output sj-gnaI is converted
to its B-bit digital equivalent by an analogrue-to-digital
(A/D) converter, see figure 2. The digitized row is stored
temporarily in a 572 x B-bit random access memory (RÀM)
awaiting transfer to the minicomputer. A status fl_ag,
DSTAT B, remains cl-eared whil-e digitization is in progress.
After digitizing the selected number of columns, the electron
beam executes a retrace and the status frag is set indicating
that row digitization is complete. Digitar data herd in this
memory is then transferred to the PDP-11 computer via the
DR11-B interface bus. The memory appears as a 51-2 x B-bit
memory to the analogue-to-digital converter and as a
256 x 16-bit memory to the DR11-B interface bus, thereby
reducing the number of word transfers per row to half the
number of col-umns.
After transferring the data from RAM to the computerrs
central- memory, the row number is then read and appended to
the data. The Image Processing TerminaJ- then automatically
digitizes and stores the next ro\4r. \,{hil-e digitization is in
progress, the computer is free to transfer the previously
digitized row from its central memory to disk. This process
continues until all rows have been digitized.
4.3 Writing-digitat
After digitizing the image and executing some form of
signal processing, be it spectral filtering by FFT techniques
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or signal- normal-ization by removing a background component,
the processed image may be transferred back to the storage
tube for viewing at normal TV scan rates.
This mode is simil-ar to digitization in reverse, in that
each digitized row is transferred back to the RAM before being
written on the storage tube, see figure 2. rt is assumed in
this mode that ro\Árs are not necessariry in a numerical_ order,
hence the row number must be transmitted to the storage tube.
Effectively, the vertical scan may be positioned on any row.
A second device status flag, DSTAT A, has been assigned to
memory avai]-abiliIy (RAM AVAILABLE). If DSTAT A is HIGH, the
digitized row may be transferred from the pDp-11 computer to
the random access memory. rmmediately the number of words
have been transmitted the devj-ce status flag is cleared and
the rmage Processing Terminal writes the stored data on the
storage tube.
unlike the digitization process, the horizontar- scan
executes a linear sl-ow-scan as the data is simultaneously
being clocked from memory, converted to an analogue signar by
a digital-to-analogue (D/A) converter and written on the
storage tube. This has the effect of filling in areas of the
picture as opposed to dj-screte points if a staircase function
was used. Al-so, depending on the specified number of rows,
the tube executes a write-repeat, writing the same data over
murtiple rows. For example, if r2B rows had been specified,
the Image Processing Terminal writes the same data over four
consecutive rows. This has been the primary reason for using
a temporary store. Afternatively, the computer woul-d need to
1,2
transmit the same row of data four
rate that coincided with the l_inear
times with a data transfer
slow-scan.
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WRITING ON STORAGE TUBE
FIGURE 2. IMAGE PROCESSING TERMINAT - MODES OF OPERATION
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5. PDP.11 COMPUTER
The PDP-11 is a 16-bit minicomputer having an architecture
similar to a number of microprocessors with a data/controt bus
(calIed a IJNIBUS@) which is common to the central processor,
memory and all peripheral devj-ces, see figure 3. A complete
description of this computer vrourd occupy several volumes,
however it is considered important to present a brief overview of
the PDP-11 computer to assist in understanding the hardware
interface bus, the Image Processing Terminal- and its associated
software. A detailed description is given in the appropriate
PDP-11 Processor Handbook, reference B.
5.1 Memory configuration
The PDP-11 family of computers has an instruction set
which manipuJ-ates either 8-bit bytes or 16-bit words. For
this reason, the PDP-11 memory is configured as a series of
B-bit storage locations, see figure 4. Words are always
referenced to even numbered memory l-ocations and each word is
divided into a high byte and a Iow byte. The PDP-11 word
length is 16-bits and can address a maximum of 32K words (65K
bytes) of memory. In all- PDP-11 computers, the topmost 4K
words of the address space are reserved for peripheral and
general registers with the net result that the programmer has
2BK words of memory for program development.
@ IJNIBUS is a trademark of the Digital Equipment Corporation.
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5.2 Central- processor address capability
The central- processor (cpu) is broadly cl_assified into a
number of sub-units such as the arithmetic rogic unit,
instruction decoder and address buffer. Although the pDp-11
is a 16-bit machine, the cpu (and unibus) have an l8-bit
address capability by including two additional extended bus
address bits- These two additionar bits are utirized by the
memory management option to expand the maximum memory capacity
to I28K words or 2S6K bytes.
5.3 Memory management
Larger computers within the pDp-11 famiry, such as the
PDP-rr/4s used for this project, may be fitted with a memory
management unit which a]I0ws the pDp-11 memory capacity to be
expanded to L29tst words. Again, the topmost 4K words of the
address space, addresses 760000 to 777777 octal, are reserved
for the peripheral and general registers, see figure 4. This
address space is referred to as the r/o page and is common to
all- user programs.
The memory management unit is optimized for the multi-
user environment by assigning segments (pages) of memory to
each user and allowing a number of user programs to reside in
memory at any one time. rt al_so prevents each user from
making unauthorized access to memory and arbitrates on use of
the r/o registers. rn essence, the 16-bit program references
are now virtual- addresses which are mapped into 1g-bit
physical addresses by the memory management unit.
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5.4 Master-slave relationship
Transfçr of data between devices connected to the Unibus
is by a master-sl-ave rel-ationship with only one d.eviçe in
controL at any one time. The controlring device may not
necessarily be the cPu. For example, in this apprication a
Direct Memory Access interface bus (DR11-B) becomes the
control-l-ing device when data is being transferred either to or
from the PDP-l1ts central_ memory.
I7























































FIGURE 4. PDP-11 MEMORY ORGANIZATION
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6. THE INTERFACE BUS
The DR11-B is a Direct Memory Access (DMA) interface bus
marketed by the Digital Equipment Corporation for interfacing
external equipment with their rang'e of pDp-l1 computers. A
schematic diagram of the DR11-B is shown in figure 5. No attempt
has been made to show al-I internal connections between the input-
output signars and the four peripheral interface registers.
Basically, the DR11-B operates directly with the pDp-11rs
central memory by gaining control of the Unibus and performing
bl-ock data transfers between central memory and the user device.
operation is controlled by four registers; command and status,
bus address, word count and data buffer. Each register has a
specific memory address on the Unibus and can be l-oaded or read
under program control. In any data transfer, the 2ts complement
of the number of words to be transferred is loaded into the word
count register, and the bus address register is loaded with the
starting address in central memory where the bl-ock transfer wil]
commence. Finally, loading the command and status register
transmits output signals to the user device which responds with
input signals initiating data transfers through the data buffer
register. The registers are described in the fol-l-owing sections.
A detailed description is given in the DR11-B Manual_ and
Engineering Drawings, references 9 & 10.
6.1 Bus address register
The bus address register (DRBA) is a 15-bit register
(Àor-Ats) which is l-oaded with the starting address in a 32K
word central- memory block where data transfers wil_l begin.
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The least significant bit A0o is supplied by the user device
and is required for byte addressing. An absol-ute memory
address is specified by loading the extended bus address bits,
xBA16 and xBÀ17, into the command and status register, see
section 6.4.3 The DRBA is normalry incremented after each
data transfer and may be inhibited by the BA rNc ENB user
input signal. For this application, sequential word
addressing has been specified by grounding Aoo, and by
connecting B.A INC ENB to 5 vo1t, see figure II-2.
6.2 Data buffer register
The data buffer register (DRDB) operates in two modes, a
write only mode in which data is transferred to the user
device or a read only mode in which data is transferred from
the user device to central- memory. The data buffer register
is split into a buffered 16-bit output port (DAT.O-DAT1'OUT)
and a 16-bit input port (DATo0-DAT15rN) wíth data direction
controll-ed by two additional- user input sj-gna1s designated co
and Cl, see figure II-3.
6.3 Word count register
The word count register (DRV'¡C) is a 16-bit register
which is l-oaded under program control- with the 2ts complement
of the number word transfers to be impremented. with the word
count increment enabl-e (vtc rNc ENB) tied HrcH, the word count
regj-ster j-ncrements after each word transfer and automatically
inhibits further data transfers when overfl-ow occurs, i.e.,
al-l- 1 rs to al-] 0 's.
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6.4 Command and status regj-ster
commands are transmitted to the user device by loading
the command and status register (DRST). rn response, the user
device makes requests f.or data transfers through the DRST.
certain functions within the DRST are not available to the
user but required for internal- operation of the DR11-B
interface bus. Each functional bit of the DRsr, see figure 5,
is described in the following sections.
6.4.I Go
The GO bit is not directly availabl-e to the user,
however when ]oaded with a logical 1 under program control,
it causes a 200nS GO pulse to be transmitted to the user
device indicating that a command has been issued.
6 .4.2 Function bits
Three bits, FNCT )-, 2 and 3 are loaded under program
control and made available to the user device. In this
application, they are decoded in a 3 to I l-ine decoder and
provide the fmage Processing Terminal- with eight separate
modes of operation. These modes are described in section
7.r
6-4-3 Extended bus address
As already indicated the PDP-11 word is capable of
addressing up to 32K words of memory, whereas the pDp-If/45
with memory management may address up to 1-2BlK words of
memory. Two bits in the command and status register, XBA16
27
and xBA17 extend the bus addressing capability of the bus
address register to 18 bits allowing it to reference up to
256K-bytes of memory. These two bits are loaded under
program control-.
6.4.4 fnterrupt enabl_e, ready and cycle
An interrupt can occur onì-y if the TNTERRUPT ENABLE
bit (rE) is set. This bit has no significance for this
apprication as no attempt has been made for the rmage
Processing Terminal to exercise a system interrupt. READY
is a read onty bit indicating that the DR11-B may accept
another command, and the cYcLE bit is required for internal
operation of the DR11-8.
6 .4.5 Device status
Three read only bits DSTAT A, B and C are provided
for monitoring operations within the user device. Each bit
may be masked and tested for specific events. rn this
application, DSTAT A is HIGH when an intermediate memory
within the rmage Processing Terminar is availabr-e for
loading with a digitally processed row of data. DSTAT A is
LOW as the data is being cl_ocked from this memory,
converted to an analogue signar and written on the storage
tube. DSTAT B is LOVü when image digitization is in
progress and HIGH when the digitized row is available for
transmission to the PDP-11 computer. A HIGH on DSTAT C




when a special maintenance modul-e is inserted into a
socket within the DR11-B, diagnostic programs may be run by
setting the maintenance bit (MATNT). This bit is not
normally avaj-labl-e to the user. rn the rmage processing
Terminal- design, the rNrrrALrZE bit was used as a system
reset. Even though rNrrrAlrzE is a DR11-B output signal,
it cannot be pursed with a RESET instruction in a mul-ti-
user environment without disastrous consequences for other
users. For this reason, the DR11-B was modified by
jumpering the MAINT bit on the wiring backpl-ane to the user
input-output socket allowing it to perform the same
function as INITIALIZE.
6 .4.7 Attention
If the interrupt enabl-e (IE) is cl_ear, a HIGH
attention line (ATTN) causes an error conditon
inhibits further bus cycles. An interrupt occurs






6.5 Additional j-nput-output signals
In addition to those functions already described,
DR11-B requires the following user input-output signals
its operation.
6.5.1 Cycle request
A positive pulse of 100nS minimum




transfers. The cycl,E REeUEST is issued by the user device
and hence data transfers are controll_ed at a user defined
rate.
6.5.2 Single cycÌe
rf srNcLE cYcLE is hel-d HrcH, bus control is rel_eased
after each data transfer arlowing other devices to gain
access to the unibus. rf srNcLE cyc[,E is hetd Low, the
DR11-B does not rel-ease control of the unibus until- the
number of words specifj-ed in the word count register has
been transferred either to or from central- memory. The
l-atter mode is used when transferring digitized rows either
to or from the Image Processing Termina1.
6.5.3 End cycle
A pulse of approximately 100nS duration, END CYCLE,
is transmitted to the user device upon completion of each
data transfer.
6.5.4 Busy
BUSY indicates the status of the DR1l-B and is not
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7. FUNCTIONAL DESCRIPTION . IMÀGE PROCESSING TERMINAL
The Image Processing Terminal has been constructed on a
number of printed circuit cards and assembled into the prototype
form shown in photograph 5. All printed circuit artwork, loading
of printed circuit cards with components and interwiring hrere
performed by the author. An overal-] bl-ock diagram is shown in
figure II-1 and a detail-ed description is given in the following
sections.
7.I Function decoder
Eight separate functions are assigned to the Image
Processing Terminal by decoding the three DR11-B function
bits, FNCT I,2 and 3, in a 3 to B l_ine decoder (IC56), refer
to figure rr-3. Each of these functions is described in the
foll-owing sections.
7.I.I Read row number function zero
The present row number may be read into the pDp-11
computer by firstly loading the function bits with a zero.
This causes the READ Row NIJMBER output to 90 Low if the
compremented MEMORY ourPUT coNTRoL is al-so Low. The MEMoRy
ourPUT coNTRoL is Lo\ni v¡hen data is being read from the duar
port memory to the D/A converter and written on the storage
tube, see figure II-8. Gating of these two functions
eliminates conflict between enabling the output of the dual-
port memory and loading the contents of the row counter
onto the data bus. A Low on the READ Row NITMBER output
enables the DR11-B data direction control, C1, and enabl_es
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3-state buffers (rc34,35), figure rr-5, which transfer the
contents of the row counter (rc26-28) onto the DR11-B data-
in bus.
7.I.2 Write row number - function one
The erectron beam can be positioned on any row within
the storage tube by loading the row number into the row
counter. Loading the function bits in the DR11-B command
and status register with a one, causes the vrlRrrE Row NTMBER
output to go LOV,/, enabling the l_oad inputs to the ro\^r
counters (rc26-28), figure rr-5. The row number is then
transmitted to the DR11-B data bus and synchronously
clocked into the row counter by the END CYCLE pulse, see
section 7 .3.4
7.I.3 Read from memory - function two
Each row is digitized and stored temporarily in the
dual- port memory. The digital data is then transferred in
burst mode to the PDP-11 computer by implementing function
two. Loading a binary two into the function bits causes
the READ FROM RAM output to go LOIV only when the
complemented MEMORY ADDRESS CONTROL is also LOW. The
complemented MEMORY ADDRESS CONTROL (figure II-6) is HIGH
whenever a row is being digitized. It is also HIGH as each
row is being read from the dual port memory, converted to
an analogue voltage and written on the storage tube.
Hence, gating the output from the 3 to I line decoder with
this function prevents the READ FROM RAM output from
interrupting either row digitization or writing on the
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storage tube. A Lov\¡ on the READ FROM RÀM output sets
SINGLE CYCLE, HfGH, thereby requesting burst mode transfer
of data from the dual port memory to the pDp-11 computer.
rt also enabres the word transfer counter, see section 7.4,
and gates END CYCLE purses to the DR11-8, cycl,E REQUEST B
input. The first data transfer is always initiated by
coupling the Go pulse directly to the cycl,E REQUEST À
input. subsequent data transfers are initiated by gating
the END CYCLE pulse to the CYCLE REQUEST B input.
7.1,.4 lVrite into memory - function three
After an image has been processed by the computer, it
is returned to the storage tube and viewed at normal- TV
scan rates. Each processed row of data is transferred from
the PDP-11 computer into the dual_ port memory. Upon
completion of the number of word transfers, the data is
automatically read from memory, converted into an anarogue
signal by the D/A converter and written on the storage
tube. Where less than 512 rohrs have been specified, the
system executes a write-repeat, writing the contents of the
duar port memory over multiple rolrs. The write-repeat is
set to 1, 2, 4 or I when 512, 256, I2B or 64 rows of data
are returned for storage. This process continues until_ all_
Tows have been returned to the storage tube.
Loading the function bits with binary three causes
the WRITE INTO RAM output to go LO!V. Again, the
complemented MEMORY ADDRESS CONTROL must be LOW. A LOW on
the WRITE INTO RAM output sets SINGLE CYCLE, LOW,
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requesting the transfer of data in burst mode. rt also
enabÌes the word transfer counter and directs END cycl,E
pulses to the CYCLE REQUEST B input.
7 .I.5 Initiate digitization - furrction four
Loading binary four into the DR11-B function bits
causes the INITIATE DIGITIZATION output to go LOW. A
detai]ed description of this function is given in section
7.2
7.I.6 Initiate write-digital function five
Loading binary five into the DR11-B function bits
causes the INITIATE WRITE/STORE output to go LOW. A
detailed description of this function is given in section
7.2
7.I.7 Initiate write(TV) function six
The process of storing a conventional_ TV image on the
storage tube may be initiated either manually or by the
computer. vthen initiated manuaIly, the number of TV frames
over which image storage wil-l occur is set by tv¡o front
panel thumbwheel- switches. These switches may be set in
the range 01 to 99, however, for most applications they are
set to 02, corresponding to two TV frames or one TV fiel-d
of 625 interlaced scan lines.
In the computer initiated mode, the number of TV
frames is transmitted by the computer. If a zero is
transmitted, the thumbwheel switch setting is assumed.
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DetaiLed descriptions of initiating a write and erasing the
sÈorage tube are presented in section 7.9
7 -I.8 Initiate erase function seven
rnitiating an erasure of the storage tube is simil_ar
to initiating a write(Tv). rt may be triggered manually or
by the computer. The difference is that the number of TV
frames is in mult,ipres of 10 giving a range of 10 to 990 TV
frames or O.2 to 20 seconds of erasure-
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7.2 Column counter
The col-umn counter has two modes of operation, a
digitize mode when digitizing the stored image, and a write
mode when data stored in an intermediate memory is written on
the storagTe tube. rn the digitize mode, the binary outputs
from a counter are coupled to a digital-to-analogue converter
which generates a staircase waveform causing the electron beam
to step column by col-umn across the stored image at 2pts
interval-s. As the electron beam remains stationary over each
col-umn, the video output signal is converted to its g-bit
digitar equivalent by an anal-ogue-to-digital converter. This
data val-ue is stored in a random access memory at the address
specified by the binary counter.
In the write mode, the horizontal- staircase generator is
disabl-ed and the horizontal sl-ow-scan circuits are enabled,
see section 7.7 . unrike the digitization process, the
horizontal deflection executes a l-inear slow-scan as datä is
being clocked from memory, converted to an analogue signar and
written on the storage tube. where less than 512 ro\,trs of data
are returned for storâ9ê, the system executes a write-repeat,
writing the same data stored in memory over multiple rov¡s.
The net result is that the image is always written over 512
ro\^rs. A detail-ed description of the column counter is given
in the following sections, refer to figure II--4.
7 .2.I Digitize mode
Digitization








binary equivalent of four. This causes the rNrrrATE
DrcrrrzATroN input to go Lo!ü enabring a gate (rc58a,b)
which directs the END cYcLE pulse to the retrace monostabl_e
multivibrator (rc59) and to the mode flip-fIop (tc60a).
waveform diagrams are shown in figure 6. Data on the
DR11-B data bus setting the row and column matrix
combination is simul-taneousJ-y loaded into the rolcolumn
register by the END CYCLE pulse, see section 7.5 The END
cYcLE purse sets the mode flip-flop which remains set until_
cl-ocked by the END oF DrcrrrzATroN pulse which is generated
after digitizing the last row. Al-so, the END cycl,E pulse
triggers the retrace monostabl-e murtivibrator (rc59) which
generates a one mil-l-isecond pulse to al-low the frame scan
to retrace to the top left-hand corner of the stored image.
At the end of this delay, the digitize cl_ock (IC4B) is
enabled. IC4B is a four-input NAtitD Schmitt trigger. In
operation, when any one input is LOW, the output is HIGH
and capacitor c11 is charged to the output vortage through
resistor R11. When al-l- of the inputs go HIGH, the output
goes Low discharging c11 through diode D9 towards the l-ower
trigger threshold. when the l-ower threshol-d is reached,
the output switches HrcH charging c11 through R11 towards
the upper threshol-d l-evel-. oscillations are sustained as
the capacitor arternately charges and then discharges
between the upper and l-ower threshol-d levers. Resistor R11
is adjusted for a cl-ock frequency of 500KHz.
The first two clock pulses are prevented from
triggering the start conversion monostabl-e multivibrator
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(rc45) by the action of rc46a,b and Tc47. This allows 4ps
for the storage tube blanking to be rereased. subsequent
cl-ock purses trigger the start conversion monostable
mul-tivibrator, generating 75ns purses which initiate
analogue-to-digital conversion (rcg7). The electron beam
remains stationary over each corumn whil-e the video output
signal is converted to its g-bit digital equivalent.
rmmediatery each start conversion pulse is issued to the
A/D converter a busy output goes HrcH, remaining HIGH for
approximatery 800ns until e/o conversion is complete. The
negative transition of the busy signal triggers the write
pulse monostable multivibrator (rc50) which generates a
100ns puIse. Resistor R12 and capacitor c17 provide a
delay arlowing the data from the A/D converter to be valid
before storing the data in the dual port memory. The write
pulse loads the data output from the A/D converter into the
dual- port memory at the address specified by the lO-bit
binary counter (IC5-7). The trailing edge of the write
pulse is arso delayed before j-ncrementing the 10-bit binary
counter.
Stepping across the stored image is control_l_ed by
coupling the output from the binary counter through a shift
network ( IC15-19 ) to a digital_-to-analogue converter
(IC22). , The binary output may be coupled either directly
to the D/A converter or shifted 1, 2 or 3 places right
depending on whether 5I2, 256, I28 or 64 columns
respectively have been selected. Shifting is controll-ed by
two bits, COLUMN SELECT 0 and 1 stored in the rolcolumn
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register. Hence, the D/A converter generates a staj_rcase
voltage waveform with either 64, r2B, 256 or 5r2 steps of
2tts duration and a step amplitude of 5/64, s/r2e, 5/2s6 oï
5/512 volt respectively. rncrementing the binary counter
by the trailing edge of the write pulse all_ows
approximately 1ps for the horizontal scan Lo step and
settle prior to digitizing the next col_umn.
After digitizing the sel-ected number of col_umns in
the first rol{, the output from rc19b goes HrGH, crocking
the RAM LOADED output from rc6ob HrcH. The compremented
RAM LOADED output then inhibits the digitize cl_ock (rc4g).
The RAM LOADED output rel-eases the reset from the word
transfer counter, see section 7.4, and also provides the
device status to the DR11-B via the DSTAT B status bit.
The change in state from Lo!r/ to HrGH on the DSTAT B input
signifies to the pDp-11 computer that the row is digitized
and stored in the dual port memory. After the digitized
row has been transferred to the pDp-11 computer the
complemented END oF woRD TRÀNSFER output from the word
transfer counter momentarily goes Lo$/, clearing rc60b and
enabling the digitize clock to digitize the next row.
7 .2.2 Write-diqital mode
Loading the DR11-B function bits with the binary
equivalent of five causes the rNrrrATE wRrrE/sroRE input to
go LOW enabling a gate (rcsgc,d) which directs the END
cYcLE pulse to a second retrace monostabl_e mul_tivibrator
(IC67 ) and to the wrj_te-digiral flip-flop (rc68a).
-34
waveform diagrams are shown in figure 7. The END cycl,E
pulse which is generated by loading the matrix combination
into the rolcolumn register simultaneousry triggers the
retrace mono and sets the write-digital flip-frop (rc68a).
The write cl-ock cannot be enabl-ed until one mil_lisecond
after the END cycl,E pulse is transmitted, again to al_l_ow
the el-ectron beam within the storage tube to retrace to the
top left-hand corner of the stored image.
rn this mode, the binary counters (Ic5-7) are hel_d
reset until the digitized row has been transferred from the
PDP-11 computer to the dual- port memory. rmmediately the
number of words have been transferred, the END oF Ì^/oRD
TRÀNSFER input momentarily goes HrcH clocking a second
flip-flop (rc68b) which enabr-es the write cl-ock. The write
cl-ock circuit is identical to that of the digitize cl-ock
and set to a frequency of 500KHz. Again, the first two
cl-ock purses are prevented from clocking the binary
counters (rc5-7 ) by the action of rc46c,d and rc52. Data
stored in the dual- port memory is addressed by the outputs
from the binary counters and applied to a D/A converter
(rc73), see figure rr-8. unrike the digitization mode, the
horizontal- staircase generator is disabl-ed and the
horizontal- linear slow-scan circuits are enabl_ed, see
section 7.7 . As the horizontal scan sweeps across the
storage tube, the analogue signar generated by the D/A
converter is written on the storage target. Àfter storing
one row of data, the output of multiplexer rc19b goes HrGH
triggering the l-ine retrace monostable multivibrator (rc54)
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and clocking the write-repeat binary counter (rc8). rhe
r2¡ts line retrace pulse resets the write clock and bl-anks
the storage tube as the eJectron beam executes a horizontal_
retrace. Àt the same time, the vertical scan steps to the
next row and the write process is repeated by writing the
same data on the storage tube.
The write-repeat counter outputs are coupled to a
multiplexer ( rc9 ) which is control-led by the Rovü sELEcr 0
and 1 inputs. The output of this multiplexer clears flip-
flop rc6Bb which inhibits the write cIock, resets the
write-repeat counter and b]anks the storage tube.
simul-taneously the RAM AVATLABLE output (DSTÀT A) goes HrcH
indicating that the dual port memory is availabl-e for
loading with the next row of data. For example, lf 5r2
rows are specified by the Ro!ü SELECT 0 and 1 inputs, the
least significant bit of the write-repeat counter is
coupred to the multiplexer output, thereby inhibiting
additionar write-repeats after storj_ng each ïow. rf 64
rows are specified, the fourth output from the write-repeat
counter is multiplexed to the output. This output goes
HrcH after the eighth write-repeat inhibiting further
write-repeats. Hence, the write-repeat is set to r, 2, 4
or B depending on whether sr2, 2s6, r2B or 64 rows of data
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7.3 Row counter
A second binary counter controls the vertical
positioning of the el-ectron beam within the storage tube. The
binary output or present row number may be read by the
computer or alternatively, the er-ectron beam may be positioned
on any row by loading the row number into the binary counter.
Refer to figure II-5.
7 .3.7 Vertical staircase g,enerator
The vertical staircase waveform causing the el_ectron
beam to step row by row down the storage tube is generated
by coupling the outputs from a binary counter to a D/A
converter. The l-east significant nine bits of the ten_bit
counter (rc26-29) are coupled either directly to Line D/A
converter (rc43) or arternatively shifted one, two or three
bits right when sr2, 2s6, r2g or 64 rohrs respectiveJ-y have
been sel-ected. ser-ection is controll_ed by roading two
bits, Row sELEcr-O and 1 into the row/corumn regj_ster when
either initiating image digitization or writing digitarly
processed rows on the storage tube. The shift network is
enabl-ed only when digitizing an image and writing digital-ry
processed rows on the storage tube. At al_l- other times,
the vERTTCAL srArRcAsE ENABLE inputr g€nêrated by the scan
contror/interl-ock circuiLry, disabl-es the shift network and
hords the vERTTCAL scAN srArRcASE ourpur at zero volt.
when storing a digitarly processed image the shift
network is disabted by oRing (rc1o) the MODE input with the
Row sELEcr inputs. The binary counter is then coupÌed
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directly to i'he D/A converter irrespective of the sel_ected
number of rows. rf for example, 64 rows \^rere specified,
the system executes a write-repeat, writing the same data
stored in memory over eight consecutive rows. Hence the
system always writes over 512 ro\^rs.
A 10-bit D/A converter has been used which generates
a 0 10 vort output by coupling an internal resistor in
the feedback loop of the output operational amplifier
(rc49). This voltage range has been hal_ved to 0 5 vol_t
by using the least significant nine bits and connecting the
most significant bit to 5 vol-t. rt shoul-d be noted that
the D/A converter operates with complementary binary
inputs, hence the requirement for nine inverting gates
( rc41 ,42) -
7 .3.2 oigitization
When digitizing an image, the MODE input is LOW.
This enables the DrGrrrzB gate (rc24c) and disabres the
wRrrE/sroRE gate (rc24b). The system has been designed
such that the row number must be read by the pDp-11
computer before the binary counter is incremented. This
logic opefates in two modes, the row number may be read
while the row is being digitized or al_ternatively, the row
number may be read after row digitization is complete. rn
the first mode, clearing the DR11-B function bits causes
the READ Row NUMBER input to go Lolv enabling 3-state
buffers (rc34,35) and enabring a gate rc32a. Reading the
row number generates an END cycl,E purse which cl_ocks a D-
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type flip-fIop (rc31) causing its output to go HrGH and
enabling a gate, rc32b. upon completion of rohr
digitization, the RAM LOADED input goes HrcH, triggering a
monostabl-e murtivibrator ( rc33 ) whose output pulse resets
the D-t1pe flip-flop and increments the binary counter. rn
the second mode, the RAM LOADED input is already HÏGH.
Loading the DR11-B function bits with zero causes the READ
Row NUMBER input to go Low, again enabling TC32a. Reading
the roh¡ number generates an END cycl,E pulse which cl_ocks
the D-type ftip-flop (rc31). An output from the flip-flop
triggers the monostabl-e mul-tivibrator ( rc33 ) which again
resets the D-type flip-fIop and increments the binary
counter.
7 .3.3 Write digital
when writing digitally processed ro\^rs on the storage
tube, the MODE input is HrcH. This disabres the shift
network and connects the binary counter outputs directly to
the D/A converter. The MODE input al-so disabres the
DrcrrrzE gate (rc24c) and enabl-es the wRrrE/sroRE gate
(rc24b).
After each row is written on the storage tube, an END
oF Ro\,f pulse is generated by the column counter which
increments the row counter. At the count of 5r2, the END
oF DrcrrrzATroN output goes HrcH inhibiting further END oF
ROW pulses from clocking the counter.
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7.3.4 Loading the row counter
The vertical scan may be positioned on any row by
loading the row number into the binary counter. when the
DR11-B function bits are roaded with binary one, the wRrrE
Ro$i NIIMBER input goes Lo\,v enabling the binary counter l_oad
inputs and enabling gate rc25c. The row number is then
transmitted to the DR11-B data-out bus and synchronously
clocked into the binary counter by the END cycl,E purse.
7 .3.5 Reading the row number
Loading binary zero into the DR11-B function bits
sets the READ ROW NUMBER input LOW, enabling ten 3_state
buffers (rc34,35). These buffers place the binary counter
outputs on the DR11-B data-in bus awaiting a read operation
by the computer.
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7.4 lVord transfer counter
As previously indicated, the binary outputs from the
DR11-B word count register (DRvúc) are not availabre to the
user device. rnstead, word transfers ej_ther to or from the
PDP-11 computer are counted in a separate nine-stage binary
counter (rc1-3), see figure rr-6. During writing into, and
reading from the dual_ port memoïy, END CYCLE pulses are qated
(rc4c) to the word transfer counter crock inputs and the
binary outputs are multiplexed onto the dual port memory
address lines. Four outputs from the counter are coupled to a
4 to 1 l-ine murtiplexer ( rc14 ) which is controrl_ed by the
coLUMN sELEcr 0 and 1 code stored in the row/column register.
The mul-tiprexer output is inverted (rc4a) and applied to the
input gate (rc4c). Further counting is inhibited and an END
oF lvoRD TRAIISFER pulse is generated when the number of words
transferred by the pDp-11 computer, either to or from the dual
port memory, is equal to hal-f the number of corumns defined by
the col-umn select code.
Resettj-ng of the counter is controll-ed by the MODE input
which multiplexes (rc63) the neu LOADED input or the RÀM
AVATLABLE input onto the reset l-ine. The counter is hel_d
reset by the RÀrI LOADED input as each row is digitized.
rmmediately the row is digitized, the RAM LOADED input goes
HrcH, reJ-easing the reset l-ine and arlowing END cycl,E pulses
to clock the counter. !ühen writing on the storage tube, the
RAM AVATLABLE ínput is HrGH. upon transferring the number of
words to the dual- port memory, the END oF woRD TRANSFER pulse
goes HrcH, clocking frip-flop rc68b, figure rr-4, and. causing
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the RAM AVATLABLE input to go Low. Reset on the counter
not rel-eased until- the specified number of wrj_te-repeats
been completed. The counter is al-so reset during power-on





7 .5 RolColumn register
Logic circuits within the rmage processing Terminal-
which set t'he number of steps in the vertical and horizontal
staircase waveforms and the number of write-repeats are
control-led by the Rotv sELEcr 0,1 and coLUIvIN sELEcr 0,1 outputs
from the row/corumn register (rc2g), see figure rr-7. when
initiating digitization (function four) or writing the
digitized image on the storage tube (function five), a
row/column matrix code is simul-taneousÌy transmitted across
the l-east significant four bits of the DR11-B output data bus.
Binary 0, 7, 2 or 3 is transmitted as the reast significant
two bits when specifying 64, r2B , 2s6 or 5r2 ro\,rs and the same
code is tr4nsmitted as the next l_east significant bits when
specifying 64, I28, 256 or SI2 columns.
Loading binary four or five into the DR11-B function
bits causes the rNrrrATE DrcrrrzATroN or the rNrrrATE
wRrrE/sroRE input to go Lolv enabling a gate ( rc32d). At the
same time, the four-bit matrix code is applied to the data
inputs of a four-bit latch (rc2g). This data is valid when
the END CYCLE pulse is issued by the DR11-8. The END cycl,E
pulse clocks a D-t1pe flip-flop ( rc31) which in turn cl_ocks
the row/corumn matrix code into the four-bit latch. The
status of flip-flop rc31 and the row/corumn matrix code are
indicated by five l-ight emitting diodes.
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7.6 Dual port memory
The dual port memory, figure rr-8, is partitioned into
Evro 256 x B-bit memories (rc77,78 and 79,80) which appear as a
256 x 16-bit memory to the DR11-B interface bus and as a
5I2 x 8-bit memory to Elne A/D and D/A converters.
when digitizing an image, the g-bit output from iù]ne A/D
converter (rc87) is applied to the data inputs of both memory
partitions and the most significant B-bits from the col_umn
counter are mul-tiplexed ( rc12,13 ) to the memory address l_ines.
The memory write pulse, wRrrE puLSE To RAM, is murtipJ_exed
(rcg8) alternately to each memory partition by the l_east
significant bit from the col-umn counter. As the el-ectron beam
steps across the stored image at two microsecond intervals,
the dat.a generated by digitizing the even col_umns is stored in
one memory partition and the data from the odd columns is
stored in the other memory partition.
After digitizing each row, the data stored in memory is
transferred to the pDp-11 computer. Loading function two into
the function bits, see section 7.r.3, causes the READ FROM RÀM
input to go Lo!r/, directing the outputs from both memory
patitions onto the DR11-B data-in bus. rt simurtaneously
multiprexes (rc72,13 ) the binary output from the word transfer
counter to the memory address l-ines. The data is transferred
to the PDP-11 computer and each END cycÏ,E purse clocks the
word transfer counter, accessing the next data word. rt can
be seen that the number of word transfers is always half the
number of digitized columns.
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A simil-ar process occurs when transferring digitarry
processed rows back to the dual port memory before they are
written on the storage tube. Loading function one into the
DR11-B function bits sets wRrrE TNTO R-AM, Low which
murtiplexes the 16-bit DRl1-B data-out bus into both memory
partitions and murtiplexes the binary output from the word
transfer counter to the memory address lines. unl_ike the
digitization mode, the END cycl,E pulse is simul-taneousry
directed to the write enable inputs of both memory partitions.
Data on the DR11-B data-out bus is l-oaded into memory by the
END CYCLE puJ-se. The trailing edge of the END cycl,E pulse
then cl-ocks the word transfer counter in anticipation of
storing the next data word.
rrunediately each row of data is l-oaded into memory, the
data is clocked out of memory, converted to an anarogue signal
and written on the storage tube. rn this mode, the binary
output from the col-umn counter is applied to the memory
address lines and the l-east significant bit from the col_umn
counter multiplexes (rc72,74) the output from al-ternate memory
partitions into t'he D/A converter (rc73,75,76). rf l-ess than
5r2 rov¡s are specified, the system executes a write-repeat,
writing the same data over consecutive rows. The number of
write-repeats is equal to 572 divided by the number of rows.
Hence, the system always writes 5r2 rovrs on the storage tube.
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7.7 Scan control/interlock
The scan circuits operate in the fol_Iowing modes;
(a) Frame scan
(i) Linear scan with a period of 20mS.
(ii) Staircase scan with 64, I2g, 256 or SI2 steps.
Each step duration is determined by the sel-ected number
of columns and the speed at which data is transferred
either to or from the rmage processing Terminal- by the
PDP-11 computer.
(b) Line scan
(i) Linear scan with a period of 64pS.
( ii ) Linear sl-ow-scan of I2B, 256 , SI2 or IO24¡tS
duration.
(iii) Staircase scan with 64, I2B, 256 or 5l-2 steps
each of 2¡rS duration.
Correct selection and operation of these scanning modes
is control-Led by the scän conLror/interlock circuit, see
figure II-9. Tabl-e 1 outLines the operational characteristics
of the scan contror/interlock circuit. when digitizing an
image the MODE input is Low, and when storing a digitally
processed image on the storage tube, the wRrrE DTGTTAL input
is HIGH.
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A Lovt on output 1 enabl-es the horizontar staircase
generator, see figure rr-4, and disabl-es both the horizontal
TV scan and slow-scan generators. rt atso switches the
horizontar staircase waveform to the l-ine scan driver, see
figure II-I4. It can be seen from Table 1 that the horizontal
staircase scan is enabled only in the DIGITIZE mode.
A HrGH on output 2 enables the horizontal slow-scan
circuits, hence from Tabl-e 1 the horizontal slow-scan circuits
are enabled only in the htRITE DIGITAL mode.
A Lolu on output 3 disabres the verticar- rinear ramp
generator and enables the vertical- staircase generator, see
figure rr-5. At the same time, the vertical staircase
waveform is switched to the frame scan driver. rt can be seen
that the vertical- staircase scan is enabl-ed during the
DIGITIZE and $lRrTE DIGITAL modes.
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rf an error condition develops where the MODE input is
Low and the wRrrE DrGrrAL input is HÏGH, the scans revert to
the normal or READ mode.
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7.8 Read-write-erase timing
storing an image from a conventional TV source and
erasure of the storage tube may be initiated either manually
by front panel switches or by the computer with the write and
erase durations generated by the read-write-erase timing
cj-rcuit. Both the write and erase timing circuits are
identical- with the exception that the write timing circuit
generates a purse whose duration is in mul-tiples (1-99) of 20
millisecond TV frames and the erase timing circuit generates a
pulse whose duration is in multiples (1-99) of ten TV frames
or 200 millisecond. only the write timing circuit is
described in the fol-l-owingr sections, refer to figure II-10.
7 .8.I Manually initiated write
In the manually initiated write mode, the number of
TV frames over which the video signal is stored is
controlled by two front paner thumbwheel- switches. The
binary coded decimal- (BcD) codes on these two switches are
coupled through multiplexers ( rc1B, 19 ) to two progranmabl-e
decade down-counters (IC22,23\. Operating a front paneJ_
TWRITET switch clocks a D-t1pe flip-flop ( IC17b ) which
transfers the logic l-evel from the D input to the e output.
The wríte and erase timing circuits are electronicarry
interl-ocked by coupring the outputs from the write and
erase timing circuits to the D input. Hence, the e output
will not change state and a write cannot be initiated if an
erase or a previously initiated write is in progress i.e.,
the write timing is non-retriggerable.
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The Q output of IC17b is applied to the D input of a
second D-type flip-flop (rc17a) which is cl.ocked by the
frame synchronizing pulses. The output from this flip-f]op
changes state on the next frame sync pulse after operating
the rwRrrEt swj-tch. This transition triggers a monostable
mul-tivibrator (rc11) whose pulse output both loads the
contents of the thumbwheel switches into the two decade
counters and resets the first D-tlpe flip-flop. The
counter then down counts the number of TV frames set on the
thumbwheel- switches and stops on the count of zero. The
write pulse is equal in duration to the thumbwheet switch
setting times 20 milliseconds.
7 .8.2 Computer initiated mode
Loading the DR11-B function bits with binary six or
seven sels the INITIATE V\'RITE or TNITIATE ERASE input Lo!'/.
The number of frames over which a write or an erase wir-I
occur is transmitted as two BCD digits on the low order
B-bits of the DR11-B data bus. This data is val-id when the
END cYcLE purse is generated. with either rNrrrATE wRrrE
ot INITIATE ERASE LOW, the END CYCLE pulse is gated to two
4-bit latches (rc1,,2) which store the data on the data bus.
The END CYCLE pulse also clocks a D-t1pe flip-fIop (IC13a)
whose output is coupled to a NAND gate (IC14d). If any
number other than zero is stored in the l_atches (ICI,2),
the output from the B-input OR gate (IC5) is HIGH which
forces the contents of these l-atches to be multiplexed
(IC18,19) to the programmable down-counters (fC22,23). The
END CYCLE pulse is gated to the appropriate WRITE or ERASE
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timing circuit and NANDed with the switch input to perform
the same initiating function as the front panel switch.
rf a zero is transmitted, the output from the oR gate
(rc5) is Low, forcing the thumbwheer switch setti_ngs to be
applied to the progïammabre down-counters (rc22,23). upon
completion of the number of idRrrE or ERASE frames, the
WRITE/ERASE COMPLETED ouTpuL goes HIGH clocking a D-t¡pe
flip-flop (rc13b) which resets itsel_f through the Rc
network (R9 and c1) and generates a short pulse which
resets the first flip-frop (rc13a). This again multiplexes
the contents of the thumbwheer switches to the down-
counters al-lowing correct manual_ operation after the
computer initiated mode.
7 .8.3 Read amplifier clamp puJ_se generator
The read amplifier must be protected by clamping its
input to a Iow impedance source before the storage target
is elevated to the write or erase potential. The clamp
must also remain operative for a short duration after
returning to the read potential.
The write pulse generated by the write timing circuit
is coupred through an integrator network (R16 and c4) to a
schmitt trigger (rc21). The integrator time constant is
selected to generate a pulse approximatery equal in
duration to the original write pulse but del_ayed by 200¡is.
The inverted write pulse and the inverted delayed pulse are
NANDed ( rc20b ) to generate a I^/RrrE cLAMp pulse whose
leading edge is coincident with the reading edge of the
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originar write pulse and the trailing edge is derayed by
200¡rs. The non-inverted write pulse is AltDed (rc20a,rc16a)
with the non-inverted delayed pulse to generate a wRrrE
pulse whose leading edge is delayed 200¡rs and its trairing
edge coincident with the trailing edge of the original
write puIse. Hence, two purses are generated, the v\rRrrE
CLÀMP pulse commencing 200¡rs before the start of the wRrrE
pulse and its trailing edge delayed 200¡rs with respect to
the h/RrrE puIse. Read, write or erase status is displayed
by a light emitting diode.
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7.9 Read amptifier
The signal current produced by the storage tube is
t14pica11y 2oonA which must be amplified in a high-gain, broad-
bandwidth amprifier to produce a video signal of two vorts
peak-to-peak. At this point, the video signal is DC restored
and the composite synchronizing signals added to generate a
composite video output signal which may be displayed on any
conventional television monitor. such an amplifier is
extremel-y sensitive to the point where it must be encl_osed in
a shiel-ded box to prevent interference from external sources,
see photographs 6 and 7. rn confl_ict with the video
amplifier's sensitivity, the storage target to which the
amplifier is connected must be switched rapidry from 7 volt in
the read mode to 17 volt in the erase mode, and to 200 vort in
the write mode without destroying the amprifier.
7.9.7 Bandwidth considerations
The resolution of a TV system, expressed in TV 1ines,
is the number of vertical black and white rines which are
displayed in a width equal to the vertical height of the
dispray. For example, 100 TV rines is represented by 50
black and 50 white vertical l_ines in a width equal to the
verticar height. The total- number of rines displayed in
the active dispray width must be increased by the dispray
aspect ratio of 4:3. rdealry, the video signar required to
display these l-ines is a square l¡ave as shown in figure g.
rf the bandwidth was l-imited, then these l_ines coul_d be
approximated by a sine hrave. The active horizontal_ scan
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time is 64¡15 minus the retrace blanking çf 12¡rS. If it is
assumed that the storage tube has a limiting resolution of
600 TV lines, then there are (600/2 * 4,/3) cycles in 52ps
resurting in a frequency of approximately gMIIz. Hence, the
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7.9.2 FET video amplifier
The storage tube output impedance is similar to that
of a conventional vidicon camera tube which is a high
resistance shunted by the target capacitance, see figure g.
rt is shown coupled to a video amprifier which is
simplified as an input resistance shunted by the amplifier
input capacitance and stray wiring capacitance. one
approach in designing the video amplifier was to make the
video amplifier input resistance Iow and combine it with a
high-gain, broad-bandwidth amprifier. At the other extreme
\4ras a high input resistance design with unique amprifier
characteristics .
The problems in designing a suitable video amplifier
are highlighted by way of an example. If the amplifier




Then the frequency (fnC)
developed across the amplifier
attenuated by 3db is given by;
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l-00 x 103 x 20 x 10-12 .. . (5)
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= BOKIIz ...(6)
Assuming a single pole network, the rate of
attenuation is 2odb per decade resulting in 2Odb
attenuation at 800KHz and 40db attenuation at the minimum
bandwidth of Swrz as shown in figure g. By comparison, an
amplifier with a 1KCI input resistance and the same
capacitance has an input network bandwidth of gMIIz.
superficially, this may seem the best approach. However,
the authorts approach was to develop a high input impedance
(HrGH-z) design for the following reasons. Based on the
assumption that the peak storage tube signal current is
200n4 and the amplifier input resistance is 10oKO, the
video amplifier must provide 4odb of gain oveï a minimum
bandwidth of B}{Èrz to produce a two vol-t ampritude video
signal. vühil-e the input network of the low input impedance
design (Low-z) achieves the required bandwidth, the video
amplifier must now have a gain of B0db. rt can be seen
that the attenuation caused by the input network of the
hiqh impedance design must be compensated for in the video
amplifier with a gain characteristic which increases from
40db at 20db per decade from BoRLrz to BMHz. This biases
the input amprifier noise towards the high frequency end of
the spectrum where it is l_ess discernibl_e to the eye.
More importantfy, the video amplifier required less
DC gain, in this case 100 compared with a broadband gain of
ro4 for a 1KCI input resistance design. Because of the
unusual voltages applied to the storage target during the
write and erase modes, the amplifier input was clamped to a
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reference voltage. The low gain design ensured that sright
variations in the clamp voltage did not saturate folrowing
stages when the cl-amp r^ras applied.
Every attempt was made to reduce the amplifier input
capacitance by use of a FET-transistor cascode amprifier
(1R2,3), see figure rr-11. special consideration was given
to printed circuit rayout and placement of the printed
circuit card to minimize lead length between the target
erectrode and the video amplifier, see photographs 6 and 7.
Arso, the gain-bandwidth product was maximized by coupling
the amplifier output through an emitter for-r-ower (TR4)
enabring a col]ector resistor of 3I(o to be used. Measured
bandwidth of the FET video amplifier is shown in
photograph B.








































FIGURE 9. READ AMPLIFIER CHARACTERISTICS
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7.9.3 Second-stage video amplifier
Output from the FET video amplifier is AC coupled
(c10, c11) to a second-stage video amplifier (TR7-9) whose
l-ow frequency gain is approximatery twel-ve. The purpose of
this amplifier is to compensate for the input circuit
attenuation by providing a gain characteristic which
increases at 20db per decade from BOKÍrz, see figure g.
Additional- gain in excess of 2odb per decade is also
provided to effectiveÌy reduce the scanning el-ectron beam
spot size (aperture correction). Not al-I of this gain can
be achieved in one stage so that the frequency ïesponse is
fabricated by decoupling a number of emitter resistors in
the amplifier.
7 .9.4 SynclVideo assembly
Output from the video amplifier is AC coupled (C16)
to a FET source fol-lower (TR10). Bias for the source
follower is established by switching (IC1a) the FET gate to
a DC potential during the l-ine synchronizing period. In
this wây, the video signaÌ, retrace bl-anking l-eve1 is DC
restored to a reference potential. Transients occuring
during the retrace period are isolated from the video
output section by a second analogue switch (IC1b) which is
switched to its high impedance state during the composite
blanking period. At this poi-nt, the synchronizing signals
are added to the video waveform by a third analogue switch
(IC1c) which shorts resistor R30 during the composite
synchronizi,ng period. The composite video signal is
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buffered by a unity-gain ampJ-ifier (rc2) and coupled to a
conventional TV monitor, see photograph 9.
7.9.5 Storage target switching
one major consideration in designing the video
ampJ-ifier was to protect the input FET (TR2 ) from voltage
transients generated by switching the storage target to the
erase or write potential. The approach was to connect the
FET gate to the storage target via a diode (D1) and to
clamp the FET gate to a 1ow impedance source during these
modes. The reasoning behind this is that the el-ectron beam
within the storage tube can be regarded as a piece of
resistance wire which is connected to zero vol-t at the
cathode. Since the FET gate is hel_d at approximately
7.7 voJ-t, the diode is always forward biased in the read
mode. In the write and erase modes, the FET gate is
clamped approximately 200¡rS both before and after the
target is elevated to 200 volt and 17 volt respectively.
Diode D1 is then reversed biased.
7 .9.6 Erase-write switching
Iransistors TRs and TR6 are switched off in the write
mode and the storage target is connected to the 200 volt
supply via resistor R12 and diode D2. A resistor (R11) has
been added to discharge diode D2 when switching from the
write mode to the read mode. In the erase mode, transistor
TRs is switched off and TR6 switched on, causing the
collector of TR6 to bottom at the emitter voltage
establ-ished by zener diodes D7 and DB (17V). An EXCLUSIVE-
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OR gate (IC8) has been added
read mode if both erase
simultaneously.
to force the system into the
and write are applied
7 .9.7 A/D converter video amplifier
As each row is digitized, the electron beam steps
across each col-umn of the stored image at 2ps intervals.
simultaneously, the video output signal is apptied to an
A/D converter and converted to its digitar equivalent. The
A/D converter has a dynamic range of 0 to 10 vort, hence
additional gain is required to interface the video signal
from the second-stage video amprifier with the A/D
converter. output from the collector of transistor TR9 is
buffered by an emitter foll-ower (TR11) and AC coupled (cj-g)
to a non-inverting amplifier (TR12,13). The video signal
from this amprifier is Àc coupred (c22) to a second emitter
follower (TR15). At this point, the video signal branking
level- is Dc restored Lo zero vol-t by a transistor switch
(TR14) which switches the base of transistor TR15 to the
forward biased potential across diode D6. The diode
compensates for the base-emitter voltage across transistor
TR15. Transistor switch TR14 is normally operated and
switched off as each row is digitized. rn the worst case
when digitizing 5L2 col-umns, the bias establ-ished across
capacitor c22 must remain stable for Lo24¡ts. Transistor
TR15 is a high gain transistor which minimizes discharqe of
capacitor c22. output from the emitter foll-ower (TR15) is
applied to the analogue input of Lhe A/D converter via a
unity-gain buffer amplifier (IC11).
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7 .9.8 Storage tube characteristics
Each storage tube is accompanied by a manufacturerfs
data sheet which specifies its optimum operational
voltages. These voltages were adhered to in the design,
however it was found that the stored image was compressed
into the bl-ack leveI, i.ê., the darker shades of grey were
reproduced as black. Consequently, the storage target
characteristics were investigated by measuring the target
current with a digital microammeter. The microammeter was
connected in series with the target and a varj-abre por,\rer
supply as shown in figure 10. The measured impedance of
the microammeter on its 2ttL range was insignificant,
approximately 1.1K0, and the voltage applied to the storage
target electrode u/as measured at the power supply.
fn operation, the power supply voltage was raised to
10 volt and the surface of the silicon dioxide blocks
stabilized to cathode potential (OV) by erasing the storage
tube. With the tube in the read mode, the target voJ-tage
vras quickry lowered and target currents tabul-ated against
the pohrer supply voltages. The difference between the
po\^rer supply voltage and the initial starting voltage was
taken as the target surface potential. These values were
then plotted as shown in figure 10. The process was
repeated for a number of other voltages.
Operational- voltages specified with the storage tube
v,rere 17 vol-t for erase and 5 volt for read, giving a black
level- target surface potential of -1-2 volt. The reason for
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compressed black leveLs is obvious from the measured
characteristics. Linear operati-on is best achieved with a
maximum negative surface potential of -10 volt or a 7 vort
read potential combined with a 17 vol_t erase potential.
Appropriate measures hrere taken to incorporate this
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7 .I0 lVrite amplifier
Storing an image either from a conventional TV souïce or
from data stored in the dual- port memory. erasure and branking
are controlled by the write amplifier, see figure rr-r2.
7.10.1 Input video amplifier
A video input signar from any conventional TV source
is coupled through a rvideo l-evel' potentiometer to a video
amplifier whích has a gain of approximately six. A smal_t
amount of high frequency peaking has been added by way of
R6 and c2. output from this amprifier is AC coupled (c4)
to the gate of a FET source follower (TR3). Bias for the
FET is establ-ished by an active cramp (rc11a) which charges
capacitor c4 by shorting the FET gate to a reference
potential during the line back porch period. The back
porch clamp purse is generated by triggering a monostable
mul-tivibrator (rc2r) from the trailing edges of the l-ine
synchronizing pulses. rn this wây, the video signal
blanking level- is restored to a Dc potentiar which is
adjusted to correspond with the main video amprifier cut-
off potential.
7 .IO.2 Programmabl_e attenuator
rmmediately after each digitally processed row is
transferred from the pDp-11's central memory to the dual
port memory, the Image processing Terminal_ executes a
linear horizontal- scan as the data is clocked from memory,
converted to an analogue signa]- and written on the storage
6B
tube. Data is accessed at a 2ps clock rate, hence the
horizontal scan times are 128¡.rs, 2s6¡ts, 512¡rs or ro24¡ts
when either 64, J-29 , 256 or 5r2 col-umns of data
respectively are returned for storage. Accordingly, the
analogue signal appried to the storage tube must be
attenuated in the ratio of 1:2:4:8.
The coLUMN SELECT 0 and 1 inputs are coupled to a 3
to B line decoder ( rc2o ) which enabres one of four
transistors (TR4-TR7). Resistor R33 and the appropriate
col-lector resistor (R35, R37, R39 or R41) then form a
vortage divider network with the central- point buffered by
a high-impedance, unity-gain amplifier ( rc15 ) . col_l_ector
resistors R35, R37, R39 and R41 are adjusted to provide the
necessary attenuation. output from the buffer amplifier is
coupled to a second non-inverting, unity-gain amprifier
(rc16) which has a bias network (R44-R46) to bias an input
voltage of zero vort to the cut-off voltage of -85 volt on
the grid of the storage tube.
7.10.3 Video switching network
The control- grid c, operates over a wide range of
vortage l-evels. For example, it is normalry hel_d at a DC
potential of between -35 and -50 vol-t during the read mode
and zero volt in the erase mode. \¡Ihen storing a
conventional TV image, a video signar of approximatery
30 vort peak superimposed on the grid cut-off potential of
-85 vol-t is applied to the contror grid. proportionately
less video signal is applied when storing a digitally
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processed image on the storage tube. Al-so, electron beam
blanking is applied during retrace by switching the control_
grid to a potential in the range -85 to -100 vo1t.
All of these voltages are derived from different
sources. The appropriate input signar ís selected from
each source and coupl-ed to the main video amplifier by one
of six analogue switches (rc11b,c and rc13). one switch is
enabl-ed at any one time with serection controrl-ed by the
switching logic (IC1-8,10 & 12), see section 7.l-O.4
During the erase mode, the main video amplifier input
is switched (rc13c) to a DC potentiar establ-ished across a
potential divider network (R24-R26). A potentiometer (R25)
is then adjusted for a grid potential of zero vol-t.
similarly, the main video amprifier input is switched
(rc13a) to a second potential divider network (R27-Ft2g)
which allows adjustment of the grid potentiar from -35 to
-50 volt in the read mode. \¡/hen storing a conventional TV
signal, the video input amplifier's output (TR3) is coupled
to the main video amplifier by switch rc11b for the
serected number of TV frames. The write bJ_anking is
appJ-ied by disabring switch rc11b and switching rc11c to
the Dc potentiar established across potentiometer R16.
This voltage is adjusted for a branking IeveI of between
-85 and -100 vol-t. rt should be noted that there are two
branking adjustment potentiometers (R16 & R31). The video
output transistor collector resistor (R54) is switched out
of circuit in the write mode to achieve adequate bandwidth.
This also changes the DC gain whereby the DC potential
70
applied to the input of the main video amplifier to
maintain the same branking 1eveI, differs for the write and
erase modes. switch rc13b is activated in the write-
digitar mode when coupling the output from amprifier rc16
to the main video arnplifier.
7.7O.4 Video switching logic
sel-ection of the appropriate anarogue switch is
controll-ed by the video switching logic. rn the read mode,
the inputs vrRrrE TV, wRrrE DrcrrAL and ERASE are Low and
the output of gate rc4c is also Low. A LoI^/ on this output
enabl-es analogue switch rc13a which couples the Dc
potential on the TREADT potentiometer (R2B) to the main
video amplifier. with any one ínput HrGH, the output of
rc4c is HrGH and NAND gates rcSa, c and d are enabl-ed.
Apprication of the wRrrE TV input over the sel_ected number
of TV frames then enables rc11b which interfaces the
conventional TV video input signal with the main video
amplifier. A HrcH on the wRrrE DrcrrAL input couples the
video output from rc16 to the main video amplifier, while a
HrcH on the ERASE input enabl-es rc13c and switches the DC
'ERASET potential to the main video amprifier. rf any two
or al-l- three inputs are HrGH simul-taneousry, an error
condition results and the output of rc4c goes Lolv
inhibiting the NAND gates and forcing the system into the
read mode.
Duri-ng the $/RrrE TV mode or wRrrE DrcrrAL mode, the
main video amplifier bandwidth is increased by reducing the
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video output transistor (TR10) col_lector resistance. A
HIGH on either of these inputs causes the output of NAtiID
gate rcTd to go Low, switching the Darlington transistor in
the optically coupled isol-ator (rc17) to its off state.
Puj-I-up resistor R55 causes transistor TR11 to saturate,
thereby switching colrector resistor R54 out of circuit.
conventional- TV branking or digital blanking is
sel-ected by a two-input multiprexer (rc2) . lvhen either the
MõDE or the hrRrrE DrcrrAL input is HrGH, digital branking
is multiplexed to the video switching J_ogic. The MõDE
input is HrcH during image digitization. During blanking,
analogue switches rc11b, rc13a, b and c are disabled and
switch IC11c or IC13d is enabled.
since the DC gain of the main video amplifier is
changed in the write mode, a different blanking leveI is
required to establ-ish the same cut-off potential of
-85 volt on grid cr. vrrhen in either the \,{RrrE TV or wRrrE
DrcrrAL mode, the output of rc5b is HIGH. This enabl_es AND
gate rc8a and directs blanking purses to analogue switch
rc11c which controls the bl-anking l_eveL in the write mode.
rn any other mode, the AlitrD gate rc8b is enab]ed and the
read blanking is applied by analogue switch rc13d.
7.L0.5 Main video amplifier
The main video amplifier operates between the grid
cut-off potential of -85 volt during branking and zero volt
during erasure. For this reason, the vj-deo amplifier was
designed to operate from -1oo vol-t and +18 vol_t power
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suppl-ies. The storage tube normarly operates in the read
mode and is switched to the write oï erase modes for short
periods only. rn the read mode, grid c, operates at a DC
potentiar of between -35 and -50 vort. unfortunately this
is close to the point of maximum dissipation for the video
output transistor (TR10) and is exacerbated by the fact
that the col-lector resistance must be l_ow to achieve a
bandwidth in excess of BMIIz.
The probrem has been overcome by using two col_l-ector
resistors, R53 and R54, which in the read or erase mode
presents a 5.7Ko l-oad resistor to the video output
transistor (TR10). Hor¿ever, in the write mode, resistor
R54 is shorted by a transistor switch (TR11) which is
operated by an optically coupled isol-ator (rc17). This
opto-isorator is activated only in the write mode causing
the video output transistor to operate into a 1K0 col_l_ector
resistance. Measured frequency responses of the main video
amplifier are shown in photographs 10 6( 11.
7 .7O.6 Storage tube electrode potentials
The el-ectron beam within the storage tube is focused
either by varying the potential- on grid, G* or by varying
the current flowing through the magnetic focus coiÌ. rn
adherence with the manufacturer's specified operating
potentials, the electrostatic focus potentiar on grid G* is
maintained at 430 volt by a resistive divider network, R59
and R60 coupled to the 450 vort supply. The accel_erator
grj-d C, is maintained at a potential of 450 volt, with
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resistor R63 and capacitors c1g and c19 providing a firter
network.
unrike a vidicon electron gun assembly, the storage
tube incorporates an additionar grid G3, which when
grounded, defocuses the electron beam and greatry increases
the beam current to minimize the erasure time. rf this
erectrode is maintained at 450 volt, the erectron beam is
neither defocused nor is the beam current increased. The
potential for this el-ectrode is derived from the coll_ector
of a high voltage transistor (TR12 ) . lvith the sLolv/FAST
ERASE input HrcH, grid ca is maintained at the coll_ector-
emitter saturation vortage, approximately zero vol-t, and
with the SLOW/FAST ERASE input Low, grid c, is maintained
at 450 vol-t. This mode is used when slowly erasing the
tube or when erasing sel-ected areas of the stored image.
The cathode is maintained at zero vol_t and the
filament is supplied from the unregurated 5 vort supply,
see figure II-16.
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7 .71- Sync separator/generabor
During normal- operation, the video input signal is
coupled to the sync separator which recovers the line and
frame synchronizing pulses for synchronization of the rmage
Processing Terminal. Atternatively, the rmage processing
Terminal may be synchronized from an internal_ sync pulse
generator. A circuit diagram of the sync separator/generator
is shown in figure II-13.
7.I1-.I Line sync separator
An integrated circuit synchronization pulse separator
(rcl) recovers the composite synchronization pulses from
the video input signal. rncl-uded in the integrated circuit
is a line oscil-lator and phase locked loop (pLL) which
recover the line synchronization pulses. The leading edges
of these pulses are phased by means of the TPHASE' control
to be coincident with the commencement of the line blanking
signal.
7.J-1-.2 Frame sync. separator
Frame synchronizíng purses are recovered from the
composite synchronizíng pulse waveform by an integrator-
clipper circuit (R20,2I,CI2,13,TR2 & 3), see figure 11.
The recovered frame synchronizing pulses then reset an
astable murtivibrator (rc11). when the video input signal
is disconnected, the composite synchronizing pulse waveform
is not generated by the integrated circuit sync separator
( rc1) and the astabl-e mul-tivibrator functions as the frame
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oscillator. The mul-tivibrator must be set to a frequency
of l-ess than SOHz for correct synchronizat.ion.
By convention, the frame btanking is applied 160ps
before the frame sync pulse. This duration is commonly
referred to as the frame front porch. The frame blanking
pulse is recovered by a phase l-ocked loop Gcr2) which
anticipates the frame synchronizíng purse. v,/ith reference
to figure 11, the positive edge of the pll,rs voltage
controll-ed oscill-ator triggers a monostable mul-tivibrator
whose output pulse width is set to 160ps. The trairing
edge of this pulse is maintained coincident with the
leading edge of the recovered frame sync pulse by the edge
sensitive phase locked loop. Hence, the voltage controlled
oscil-l-ator output is locked to the leading edge of the
frame blanking signal.
7 .J-I.3 Synchronization puÌse generator
The rmage processing Terminal incorporates an
industrial standard synchronization purse generator. A
combined oscillator, binary divider (Tc2) divides a AMHz
crystal frequency in binary stages to produce 3r.25RHz and
r5.625wr2. The 31 .25wrz is further divided by 625 to
arrive at a 50Hz frame frequency. Generation of the
r.5.625Krlz line frequency and 50Hz frame frequency by this
technique results in the necessary half-Iine offset between
alternate frames to produce a 2:I interlace.
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7.II-4 Sync pulse multiplexer
Line and frame frequencies from either the internaL
sync pulse generator or the sync separator aïe selected by
a quad two input multiplexer (ICg). Selection is
controll-ed by the rNT/ExT syNc switch. when in the rNT
SYNC position, the write timing circuit is inhibited, see
figure II-10.
7.J-l-.5 Pulse generation
Two monostable mul-tivibrators (rc6 ,7 ) , one of 12¡r s
pulse duration (Iine blanking) and one of 1.5ps duration
(1ine front porch) are triggered by the positive edge of
either the line sync pulse or the rine frequency. The
trailing edge of the 1 . 5¡-r s pulse trigqers a third
monostabl-e mul-tivibrator (rc6) of 5ps pulse duration (line
synchronization). similarly, the positive edge of the
frame frequency triggers two monostabre mu]tivibrators
(rc7,9), one of 1ms duration (frame blanking) and one of
160ps (frame front porch) which triggers a third monostabre
multivibrator ( rc9 ) generating a 200ps frame
synchronization pulse. Line and frame synchronization and
blanking pulses are ANDed (rc10) to generate the composite
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FICIJRF] I I. SYNC ST]PARATOR I,VAVEFORMS
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7 .I2 Frame scan
The frame or vertical scarr operates in either a normal_
TV scan mode which is a linear ramp of approximately 19.gms
duration and 20ms period or a staircase mode. rn the
staircase mode, the vertical- scan may be positioned on any row
by loading the row counter and it remains stati_onary when
digitization is in progress or when digital data is being
]oaded into the dua] port memory. For this reason, the
vertical scan was DC coupled, see figure II-L4.
7 .72.1, TV frame scan generator
The normal- TV frame scan waveform is generated by
charging a capacitor (c2B) from a constant current source
(T13 ) and discharging the capacitor through a transistor
sr+itch (T1,2 ) driven by the frame synchronization pulses.
capacitor c2B is hel-d at zero volt when either digitizing
an image or writing a digitized image on the storage tube.
The scan waveform is coupled to the frame switching network
by a high input impedance buffer amplifier (ICI2).
7 .1-2.2 Frame scan switching
scan sel-ection is implemented in a dual emitter
fol-lower (T14, 15 ) with a coilìmon emitter resistor (R60 ) .
Bias for the emitter forl-owers is estabrished by connecting
the base resistors (R59,R61) to the open coll_ector outputs
of two voltage comparators (rc13). comparator switching
l-evels are made TTL compatible by connecting their
reference inputs to a potential divider network (R63,R64).
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A HrGH on the FRAME sYNc rNHrBrr input enabl_es gate rc11c
which directs frame synchronizing pulses to the capacitor
reset switch (T1,2) and switches the output of comparator
rc13a to its high output impedance state. simultaneously,
the output of rc13b is switched to -5 vor-t reverse biasing
transistor T15. The normal TV scan waveform is then
coupled to the emitter resistor (R6o) by emitter fol-l_ower
T74.
The FRAME SYNC INHIBIT input is LOW when digitizing
an image or when writing digitally processed images on the
storage tube. comparator rc13a is switched to its l-ow
output impedance state, reverse biasing transistor Tr4.
capacitor c28 is held at zero volt by transistor switch T12
and the vertical- scan staircase waveform is coupled to
emitter resistor R60 through emitter foll-ower T15.
7 .1,2.3 Frame scan driver
The frame scan driver has the appearance of a
conventional- operational amplifier with feedback resistor
(R69 + R70) and gain determined by the ratio of
[(R69 + R70)/F.65)1, see figure 72. One difference exists,
the vertical- deflection coil- is coupled between the
amplifier output and a sense resistor (R74) with feedback




















FIGURE 12. FRAME SCAN DRIVER
Applying simple operationaJ- amplifier techniques, the
output voJ-tage of this circuit is given by;
VO.,t = -A * VIr, ...(7)
where,
A - [(R6e + R70)/R65] ...(B)
and the current flowing in the sense resistor is;
ISu.r=. = Your/R74 ... (9)
If it is assumed that the feedback current is
insignificant, then the current flowing through the
defl-ection coil is approximately equal to the current
flowing through the sense resistor,
and ICoiL ry -A x VI'/P.74 ...(10)
In essence, the circuit is a voltage to current
converter which sel-f generates the voltage waveform









Most of the operational amplifiers examined in the
developmentar phase exhibited significant cross-over
distortion. Finally, an LHO061 porùer amplifier was
sel-ected. Arthough this amplifier gave unnoticeabre cross-
over distortion when examined with a current probe, a
slight amount of distortion r^ras apparent when the storage
tube was operational-. The amplfier hras replaced by a
combination of an LM301A operational amplifier ( rc15 )
driving an Mc1438R unity-gain power amplifier (rc16).
Tlpical voltage and current waveforms are shown in
photographs 12 and 13. All currents were measured with a




The l-ine or horizontal scan operates in the folJ_owing
modes,'
(a) Normal TV scan during READ(TV), hrRrrE(TV) and ERASE
which is a 59gS l-inear ramp with a period of 64¡15.
(b)
728,
staircase during DrcrrrzATroN comprising either 64,
256 or 5I2 steps, each of 2¡rS duration.
slow-scan during vrrRrrE (DrcrrAL) with l-inear ramps of
256, 5I2 or IO24¡tS duration.
(c)
l-28,
Scan selection is controll-ed by the scan control/interlock
circuit, see section 7.7
7 .L3.7 Slow-scan/TV scan ramp qenerators
The horizontal sl-ow-scan and TV scan waveforms are
generated by charging a capacitor (c2) from one of five
constant current sources (T2-T6) and discharging the
capacitor with a transistor switch (T1), see figure rr-14.
When the SLOW-SCAN ENABLE input is LOW, constant
current source T2 is disabled and a 3 to g l_ine decoder
(ICz) is enabled. The two-bit code defining 64, I2g, 256
or 5r2 corumns applied to the coLItMN SELECT 0 and 1 inputs
enabl-es one of four constant current sources (T3-T6).
Resistors R8, Rr2, R16 and R20 vary the current in each
constant current source and are adjusted to charge
capacitor C2 to 5 volt in !28, 256, SI2 and LO24¡_tS
respectively. Line synchronj-zj-nq pulses are inhibited by
B3
gate rcla and the DTGTTAL BLAIIKTNG is applied to the
transistor switch (T2) via gate IClb and c.
rn the TV scan mode, the slow-scAN ENABLE input is
HrcH which disables the 3 to B l-ine decoder and constant
current sources T3-T6. Bias is appl_ied to zener diode D1
and constant current source T2 is enabred. simultaneously,
gate rclc is enabled and line synchronizing pulses operate
transistor switch T1. Resistor R4 is adjusted for a ramp
amplitude of 5 vol-t. The ramp waveform is coupled to the
scan switching network by a high input impedance buffer
amplifier (IC4).
7.L3.2 Line scan switching
sel-ection of either the slow-scan/TV scan waveforms
or the horizontal scan staircase waveform is implemented by
the scan switching network (rcs). circuit operation is
identical to the frame switching network with the exception
that switching is control-Ied by the LTNEAR scAN rNHrBrr
input.
7 .l-3.3 Line scan driver
Development of the horizontal- scan was complicated by
the fact that the storage tube required a 1.5 inch
defrection yoke- These yokes $¡ere developed for the
1'5 inch vidicon camera tube which did not gain the same
level- of commercial acceptance as the 1 inch and, 2/3 inch
vidicon camera tubes. As a resul-t, the choice of a
defl-ection coil was l-imited to designs which dated back to
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the va]ve era. They characteristically operated at high
voltage, i.e., high inductance and l-ow defl-ection current
as opposed to transistor circuits which operate at ]ow
vortage and high current. A 'cleveland El-ectronj_csr Model_
15vY-258 deflection coil- was finally chosen because it
offered centre tapped deflection coils which suited a
defl-ection driver design outlined in u.s. patent 3,426,24j-,
reference 11. rn this patent, ârr inductor with
approximately 50 times the inductance of the defl_ection
coil- coupres the centre tap of the coil- to a J-ow voltage
por^rer supply. Each coil- is driven in push-pu11 by two
power transistors as shown in figure 13, and each
transistor operates as a cl-ass-.A amprifier with a bias
current of roc. This results in a quiescent current of
2*IOC flowing through the inductor. In principle, during
rapid defl-ection, one drive transistor saturates with the
net resul-t that the quiescent current cannot be maintained
through the inductor. This current change is opposed by
the inductor which then increases the vortage at the
defl-ection yoke centre tap to accommodate the higher
deflection rate.
In practice, difficulty was experienced in preventing
the inductor from ringing during the horizontal- retrace,
and as a resul-t, the circuit Ì^ras evaruated without the
inductor by coupring the centre tap of the defl-ection coil-
to a separate high voltage power supply. Vühil_e this
circuit gave promising resul-ts when monitored with a












F]GURE 13. SCHI'MATIC I)t,]FI,JìC'f'ION COII, DR]VIÌR U.S. PATENT 3,426,241
storage tube would not focus unifornìLy. closer examination
of the horizontal deflection coils showed them to be two
sets of rectangu]-ar, concentric windì-ngs on diametrical
sides of the former. whil-e in theory the two magnetic
fiel-ds cancel-l-ed each other, the wj-ndings \4rere such that
they \^/ere not preclsely matched. Hence the magnetic fiel-d
produced by the bias currents j-nteracted with the magnetic
field generated by the focus coir. At this stage, the
horizontal deflection coil- was modified by connecting the
two windings in parallel to reduce the inductance and
therefore the maximum voltage required for retrace.
A considerabl-e amount of effort was expended in the
search for a wide-bandwidilr operational amprifier with high
sl-ew rate, high voJ.tage and large current characteristics.
Eventual- ly, a hybri d ampJ- i f ier was arrived at which
incorporated a wide-bandwidth operati_onal amprifier ( rc7 )
IJC DC
B6
coupled to a high voltage, high current transistor
amplifier (T9-T11) and employing the same feedback
techniques as for the frame scan driver. Tlpical tine scan




The scanning electron beam within the storage tube is
both electrostatically and magnetically focused. Magnetic
focus is achieved by maintaining a constant current through
the focus coil. A ¡tA723 precision voltage regulator (rc10) is
used as a constant current source by configuring the internal
series pass transistor as an emitter follower, with the focus
coil and a sense resistor (R53 ) in the emitter circuit, see
figure rr-15. A voltage proportional- to the current flowing
through the focus coil is developed across the sense resistor.
This voltage is compared in an internal operationaÌ amplifier
with a voltage developed across a potential divider network
(R49-R51) coupred to the internal- reference voltage. output
from the operational amplifier is internal1y connected to the
base of the series pass transistor thus closing a feedback
loop which maintains a constant current through the focus
coil-.
7 .I5 Magnetic alignment
The defl-ection coil assembly is fitted with vertical and
horizontal alignment coils which correct for the angre of
emission of erectrons from the cathode of the electron gun
assembly. Each alignment coil is driven by a unity-gain
buffer amplifier (rc8,9), figure rr-15, whose input voltage is
variabl-e over t5 vol-t resul-ting in a current adjustment of
approximately 13OmA,.
B8
7 .76 Power supply.
The storage tube requi-res a relativery large number of
operatingr voltages such as 750 vol-t for the Gu mesh electrode,
450 voÌt for the Gz accel-erator electrode, 2oo vort for the
write switching circuit and 6.3 vort at 600 millamperes for
the filament. Also, -100 volt is required for the write
amplifier which drives the control grid Cr.
Because of a limited selection of 1.5 inch deflection
yoke/focus coil-s , a minimum voltage of 4s vol_t is required to
effect horizontal retrace in less than 10¡rs, and 28 vol-t is
required for the focus coil-. rn addition to this, the
erectronics operate from +15 volt, 12 vol-t and 5 volt
supplies. All of these voltages are derived from a singre 240
vort 50Hz transformer as shown in figure rr-16. rntegrated
circuit voltage regulators are used for the 45 volt, 28 voIt,
+15 voIt, 12 volt and 5 volt supplies. The unregulated
450 vol-t supply is obtained by a fu]l-wave bridge (D7-D10 )
coupled to two 175 vol-t transformer windings connected in
series. rt can be seen that the centre tap of this winding
(0v) is ful-l--wave rectified at the t/ansformer output by the
action of the 450 vol-t supply diode bridge. This output is
peak detected by a diode (D6) to generate a DC suppry of
approximately 250 vott which is regulated by a series pass
transistor (TR3 ). Bias for the series pass transistor is
established by two 100 vol-t zener diodes (D16,r7). A simil_ar
circuit is employed for the 450 vol-t supply where a high
voltage series pass transistor (TR2 ) is biased at 450 vort by
a number of zener diodes (D11-D15). The 750 volt unregulated
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supply is generated by AC coupling (c1) a So*z output from the
transformer and diode clamping (D1) the most negative
excursion to the unregulated 450 volt supply. This combined
voltage is then peak detected by a diode (D2) to give
approximately 800 vol-t. Another high voltage series pass
transistor (TR1) with its base biased 300 vol-t above the base
of TR2 provides the regulated 750 volt supply.
A separate -100 vol-t supply is provided by ful_L-wave
rectification of the voltage output from secondary winding
No. 2 and regulating the voltage in a series pass transistor
(TR4) with its base biased by a 100 vort zener diode (D2s).
currents drawn by each power suppJ-y are shown in Tabl-e 2.
TABLE 2. POhÌER SUPPLY OPERATTNG CURRENTS











































Voltages for the storage tube hrere initial]y generated
by a Dc to DC i-nverter, see figure r r-17. switching
transients vrere isol-ated to the l_ine blanking period by
dividing the ]ine blanking input by two and driving the
switching transistors (TR1,2) at hal_f line frequency
(=7.8KHz ) . The switching transistors \^¡ere protected against
loss of drive by AC coupling the complementary outputs from
the divider to the bases of the switching transistors. The
primary winding centre tap was coupled to the emitter of a
series pass transistor (TR3) which hras controll_ed by a ¡tA723
voÌtage regulator (rc4). Feedback was appried by comparing a
proportion of the 450 vo]t output vortage, derived from a
potential divider network (R6-RB), with the internal- reference
voltage of the ¡tA723 regulator. Additional_ supplies of
-100 volt, 750 volt, 200 volt and 6.3 vor-t were also
generated. while the circuit gave excel_l_ent regulation, the
system stil-1 required additional- po\^rer supplies such as
45 volt, 28 vol-t and the l-ow voltage power supplies. Also,
switching transients during the line bl-anking period upset the
video clamp circuitry, see section 7.9.4, producing a Dc
offset between arternate scan lines. For these reasons, the
H.T. inverter was replaced with a single, mains operated pohrer
supply which grenerated all the operational voltages.
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B. TESTTNG
The el-ectronics design was isol-ated into a number of sub-
sections which were constructed on individual- printed circuit
cards - Al-l- printed circuit artwork and assenrbly of the printed
circuit cards hrere performed by the author. Most of the analogue
circuits \^rere developed and tested as small prototlpe units
before being taped onto larger printed circuit cards.
A major proportion of the digital interface electronics was
taped on one large printed circuit card without prior testing of
individual circuits. Figure II-20 shows a reduced version of the
printed circuit artwork. lvhile this approach represented a
considerabl-e amount of effort on the authorrs part, this was
offset by the time needed to debug the card due to easier
component identification, easy to follow track layout and its
robustness i.e., wires not falling off due to mechanical- stress.
rnvariably, any printed circuit card of this magnitude may have
track layout errors, faulty components, rogic errors and timing
errors, êDy one of which would prevent the system from
functioning. Commissioning of the card hras approached in three
stages, by manually exercising the card, exercising the card with
an rntel sDK-85 microcomputer kit and finally, proving the sytem
against the DR11-B interface bus
8.1 Manual testing
A system for simulating the DR11-B interface bus \^ras
devised which proved invaruable in checking the printed
circuit card for layout errors, logic errors and faulty
components, see figure rr-18. The 16-bit data bus out of the
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DR11-B Ì^¡as simulated by four hexadecimal_ switches and the
16-bit data bus into the DR11-B !{as disprayed on four
hexadecimal displays. Additionally, the three functíon bits
were generated by using the first eight positions of a
hexadeci-mal switch. The interface electronics were reset by
an rrNrrrAlrzEt switch. An END cycl,E pu]se, simulating the
end of each data transfer, was generated by triggering a 100ns
monostabl-e murtivibrator from an output of two cross-coupled
NAND gates . The gates \¡/ere toggled by a front panel ' END
CYCLET switch.
A significant proportion of the el-ectronj-cs \^ras tested
with the aid of this device without connecting the storage
tube, thereby minimizing the risk of damage to the tube during
the developmental phase. For example, the row number \^ras set
on the hexadecimal- switches and l-oaded into the ro\^¡ counter by
exercising function one. The contents of the row counter were
then disprayed on the hexadecimar displays by serecting
function zero. Any dj-screpancy between these two values
pointed to an obvious fault which could be traced by applying
static logic leve1s.
rt was possibì-e to load data into consecutive memory
l-ocations within the dual- port memory by setting the data on
the hexadecimal- switches, selecting function three, and
operating the END cyclE switch. The END cyclE pulse stored
the data and incremented the word transfer counter to the next
memory l-ocation. Again, the integrity of the stored data
could be checked by resetting the electronics wíthin the Image
Processing Terminal and sel-ecting function two READ FROM
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RAIII. The contents of each memory location hrere displayed on
the hexadeclmal- displays by sequentialry stepping through the
memory with the END cycl,E switch. rt was al-so possible to
initiate digitization but instead of using the video output
from the storage tube, either one binary output from the
corumn counter or the horizontal_ staircase waveform was
applied to the video input of the A/D converter. The contents
of the memory were then interrogated by exercising function
two to ensure that the stored data al-ternated between a high
and a low value or al-ternatively incremented in an ascending
order.
8.2 Microcomputer testing
while the manual- system proved inval-uabl-e for testing
the rmage Processing Terminal, it coul_d not be used to check
the system dynamically. This task was fu]fil]ed by an rntet
sDK-85 microcomputer kit which offered a large number of
rnput-output (r/o) ports for simulating the DR11-B interface
bus. Connections to these ports are shown in Table 3.
rnstead of using separate r/o ports for the two 16-bit
data buses, a technique simil-ar to the internal- connections
within the DR11-B interface bus is emproyed, see figure rr-19.
Two B-bit microcomputer r/o porls are connected to sixteen bi-
directional buffers which separate the r/o ports into a 16-bit
output bus and a 16-bit input bus. Data direction is
controlled by the DATA DTRECTToN bit. Additionally, the
microcomputer generates the same outputs as the manual
interface tester i.e. rNrrrAlrzE, END cycl,E and the three
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TABLE 3. SDK-85 MICROCOMPUTER r/O PORT ALLOCATTON
(A) poRT 21H-DATA (B) poRT 22H-DATA




































































0 = Read into SDK-85
1 = Output from SDK-85
function bits FNCT 7, 2 and 3. In order to operate
dynamically, the microcomputer has access to the three device
status bits DSTAT A, B and C.
Assembly language programs for exercising the Image
Processing Terminal are shown in Appendix rrr. superficially
these programs may seem complex but in fact, the annonation
proved more time consuming that writing the programs. The
programs were used to erase the storage tube, store an image
from a conventionar TV source, write a series of black and
white vertj-cal- bars or a staircase function on the storage
tube and digiLize an image. Before attempting to use any of
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these programs, the stack pointer and r/o porEs \4rere defined
by executing the 'srARTt program which commenced at address
2036.
The greatest advantage of the microcomputer was the
abi]ity to change quickry from executing a program once to
operating in a continuous loop. Timing sequences within the
rmage Processing Terminal courd then be observed on an
oscill-oscope by triggering the oscilloscope from pulses
generated by specific events- For example when executing the
program f ÌvRcolr, the wRrrE Row NUMBER output (figure rr-3)
g'oes Low just before transmission of data to the dual port
memory. Programs f l,JRcolr, twRSTr and rDrcrrr are written as
continuous loops by jumping back to the start of each program.
when operating in their normal- modes, the jump instruction
(c3) is changed to the restart instruction RSTl(cF) and each
program is executed once before the microcomputer returns to
the monitor program.
Photograph 1,6 shows the square wave output from the
video D/A converter (IC73, 75 and 76, figure II-g), resultj_ng
from using the program twRcol' to write a series of brack and
white vertical bars on the storage tube. photograph 17 shows
the stored image.
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9. COMPUTER PROGRJUVIMING - IMAGE PROCESSING TERMINAL
Communlcation between the Image Processing Terminal and the
PDP-11 computer is controlled by the four DR11-B interface bus
registers. Each register has a specific address within the I/O
page, see figure 5. The computerts operating system prevents a
non-privileged or general user from making direct access to any
registers within the r/o page. Arso, the bus address register
(DRBA) and extended bus address bits (XBA16 & 17) are loaded with
18 bits which specify a physical address in the PDP-11rs central
memory where data transfers will- conìmence. Since the PDP-11 word
is 16 bits in length, it can address 32K words of memory. These
addresses are virtual addresses which are mapped into 18-bit
physical addresses by the Memory Management Unit and the user
program may be loaded into any memory segrment/s which is/are
unknown to the user. rt can be seen that the data buffer in
central memory must be l-inked with the Image Processing Terminal
program.
Both of these problems have been overcome by decJ-aring the
I/O page and the data storage area as COMMON blocks. One COMMON
bl-ock 'EXT' maps over the r/o page, octal address 760000 to
777777, and a second COMMON bl-ock TIDATÀi maps over 1,024 words of
central- memory commencing at octal_ address 216600.
9.1 FORTRAIiI programming
FORTRÄN IV is the most convenient programming language
for addressing the rmage Processing Terminal, see Appendix rv.
Access to the DR11-B registers is gained by declaring a 4K
word integer array TARRAY(4096) coMMoN with the previously
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install-ed coMMoN bl-ock, 'EXT'. since the array is integer,
each variabre is stored as a 16-bit word., hence variabl_e
TARRAY(1) has the address 760000 octal-. rn generar, the
variabl-e IARRAY( "N) has the address [ "760000 + 2x 1r'N-1) J .
Thus TARRAY (rr5205) has the same address as the DR11-B word
count register (DRWC). The three consecutive array variables
have the addresses of the remaining DR11-B registers. use of
the FORTRAN EQUTVALENT declaration enables the four array
variabres to be defined by their mnemonic names as shown in
Table 4.























A number of integer constants are defined in Appendix
IV which are 16-bit words with one or two bits set. Again,
for ease of comprehension, the integer constants have
mnemonic names which equate with functions in the command
and status register, see Table 5.
rr specífies an octal number
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9 .I.2 Function bits
Each of the eight operations executed by the Image
Processing Terminal is defined by equating an integer
variable (FNCT) to a value in the range O-7. These
functions are described in section 7.I Mul-tiplication of
the variabl-e by 2, i.e. (FNCT*2) shifts the binary code one
bit teft thereby aligning the code with the function bits
FNCT I,2 and 3 in the command and status register.
9.1.3 Resetting the Image Processing Terminal_
The statement
DRST = MAINT ... (11)
sets the maintenance bit in the command and status register
which then resets al-l eLectronics wiÈhin the Image
Processing Terminal.
9.I.4 Testing status bits
Each status bit DSTAT A, B or C is tested by ANDing
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the appropriate mask with the command and status register.
For example, the FORTRAN statement,
IF( (DRST.AND.DSTATA).8q.0 ) Statement 1 . . . G2)
Statement 2
tests the status of DSTAT A. rf DSTAT A is cÌear,
statement 1 is executed and if DSTAT A is set, the program
executes statement 2.
9.1.5 Loading the word count register
rf the variabre coLS is set to the number of columns
over which digitization wil-l- be implemented, then the
number of words transferred to the PDP-11 computer is equal
to hal-f the number of columns, i.e.,
lfoRDS = COLS/2 ...(13)
The word count register is loaded with the twors
complement of the number of word transfers by the FORTRAN
statement,
DRWC = -hrORDS ...(14)
9.1,.6 Loading the bus address register
The data buffer is located at a physical address of
2]-6600 octal- and the low order 16-bits of this l8-bit
address are l-oaded into the bus address register by the
FORTRAN statement,
DRBA = IBASE ... (15)
where
IBASE = rt16600
In order to define address
address bits XBA16 and XBA17
...(16)
the extended bus




respectivel-y. These bits are l-oaded into the command and
status register by the FORTRAN statement:
DRST = XBA + ... (17)
The extended bus address bits are aligned in the
command and status register by combining xBA16 and xBA17
and setting,
XBA = tt2o ...(19)
9.I.7 Executing a function
The statement
DRST = XBA + (FNCT * 2) + GO ... (19)
sets the extended bus address bits, enters the function
code into the function bits and sets the co bit in the
command and status register.
9.1.8 Creating a PDP-11 executable program
Firstly, the FORTRAN source program is compiled to
create the object program. The object program is then
submitted to a PDP-11 system program cal-l_ed the Task
Builder which creates a machine executable program.
Program references to the COMMON storage areas tEXTr and
I IDATAT are resol-ved by including the following Task
Buil-der options;
COMMON = EXT:R!V:7
RESCOM = IDATA/RW:6 ...(20)
Appendix IV shows a FORTRÀN IV program which
exercises alr eight functions within the rmage processing
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Terminal-. Firstfy, the program erases the storage
over 100 TV frames and then stores a conventionar TV image.
The image is digitized over r2g rows by 64 corumns and
stored qn disk after which, the storage tube is again
erased and the digitized image returned from disk tò the
storage tube f.or viewing at normar TV scan rates.
Photograph 21 shows the result of executing this program to





An eval-uation of the Image Processing Terminal is presented
in the following sections. Where possible, the descriptions aïe
suppremented by photographs of the TV display. rt shourd be
noted that photography of a TV display is often difficurt to
achieve without some loss in picture quarity. Additional
degradation results from photographing the original prir1ts for
the purpose of publication.
10.1 Image integration
one outstanding feature of the storage tube is its
ability to integrate images r¿ith very low signar to noise
ratios. Photographs 3 and 4 show the effect of integrating
the video output from a 1ow light l-evel tel-evision cameïa over
0.2 second (10 Îv frames) and 1 second (50 TV frames)
respectively. The benefit of this technique is obvious when
it is considered that a result simil-ar to that of photograph 2
would have been obtained if the image \^ras stored for
40 millisecond (2 TV frames).
IO -2 Defl-ection circuit distortion
Barrel distortion in photographs of the TV display is
caused primarily by photographing a small- r25 mirl-imetre
television monitor with an osc j-11-oscope camera. The
application of operational ampì-ifier techniques for the
storage tube deflection circuits has resulted in highly linear
defl-ection currents. Although this does not guarantee 1inear
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scanning of the storage target because of possible non-
linearity introduced by the deflection coirs, it is assumed
that any geometric distortion caused by the scans is
negligible because the same defl-ection circuits are used for
both writing and reading.
10.3 Microcomputer generated image
Aside from being a valuable toor- for testing the rmage
Processing Terminal, the microcomputer highrighted a few
deficiencies in the el-ectronics design, in particul-ar the
instability in the write clock frequency. rt can be seen from
photograph 17 that the vertical bars generated by the
microcomputer are not straight lines. This is the resul-t of
jitter in the write cl-ock frequency and variation in the
oscillator starting point. The former is caused by the
schmitt trigger write clock oscil-l-ator while the latter may be
caused by a combination of the oscill-ator circuit and
variation in the horizontal retrace monostabte mul-tiVibrator
output (rc54, figure rr-4). rdeally the schmitt trigger
oscj-l-lator should be replaced by a gated 500KHz crystal
oscil-1ator.
70.4 Image retention
10.4.1 Storage tube operational
rn theory the storage tube has a non-destructive read
mechanism but in practice, residual- gas molecul-es within
the tube are ionized through coll-isions with the electron
beam. These positive ions discharge the surface of the
LO4
target- photographs 1g and 19 show the effect on
stored image over a period of an hour. Figure 14 shows
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FIGURE 14. II"IAGE RETENTION
I0.4.2 Storage tube inoperative
The image is not degraded over a ronger period of
time if trre electron beam is gated off or the tube is
switched off. NegJ-igrble degradation in picture quarity
was observed after the tube had been switched off for 24
hours immediately after storing an j_mage.
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10.5 Moire patterns
varying either the magnetic or electrostatic focus
causes the scanned image to rotate about the central_ axis of
the storage tube as shown in figure 15a. Elevation of the
target to 200 volt in the write mode modifies the
el-ectrostatic field within the storage tube and affects the
erectrostatic focus. Hence, there is a slight variation in
the direction of scan between the write and read modes. since
the TV image is composed of a number of spaced scan lines,
traversing these l-ines at a slightly different angle as shown
in figure 15b resul-ts in Moire patterns. This effect is
greatry exaggerated from normal- operating conditions, âs shown
in photograph 20, by storing a non-interlaced test pattern
i.e., the second TV frame overwrites the first, effectively
giving 3L2 scan tines instead of the usual 625, and by
del-iberately maladjusting the scan amplitudes after storing
the test pattern.
rt can be seen from figure 15c that the horizontal and
vertical scan amplitudes may be adjusted for a scanned area on
the storage target of any aspect ratio. rn order to minimize
the possibility of generating Moire patterns, the scan
amplitudes must be adjusted for an oblong scanned area to
reduce the spacing between TV scan l-ines.
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Image rotation
(a) ROTATION CAUSED BY FOCUSING
Stored image
D¿¡rk bands produced







(b) SCANNING DIRECT]ON READ/IIIRITE MODES
Storage target
Scanned areas
(c) SCANNED AREA ASPECT RATIO
FIGURE 15. MOIRE PATTERN GENERATION
- r07
10.6 Image shading
Àside from Moire effects, there are a number of causes
for unwanted shading in the stored image, such as non-
uniformity of the sil-icon dioxide 1ayer, incorrect adjustment
of the electron optics within the storage tube and non-
linearity of the scanning circuits. with this particular
storage tube, no noticeabre shading has been attributed to
variation in the sil-icon dioxide layer thickness. Al-so , a
high degree of l-inearity is achieved by emproying operational
amplifier techniques for the defl-ection circuits.
shading caused by the el-ectron optics is minimized by
careful adjustment of the magnetic focus and alignment
circuits. Photograph 18 shows shading in the top Ìeft-hand
corner of the stored image which is more apparent after
continuously reading the image for an hour as shown in
photograph 19.
I0.7 Image digitization
The ultimate objective of the Image Processing Terminal
was to digitize a conventional- television image and to return
a digitally processed image to the storage tube for viewing at
normal TV scan rates. How vrel-l- the hardware achieved this
objective was eval-uated by using two similar TV monitors side
by side with one to dispray the digitall-y processed image from
the Image Processing Terminal, and one to display the video
input signal. A video signal from either a video test pattern
gener¿tor or a conventional television camera was connected to
the video input of the Image Processing termj-naI and also
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displayed on one TV monitor.
A computer program shown in Appendix rv hras then
implemented by the PDp-11 computer to digitize the image. The
program firstly erased the storage tube for two seconds and
stored the video input signal over two TV frames. This image
was then digitized over a selected matrix combination and
stored on disk under the fil-e name rTVr,M.DÀTr. The storage
tube was agaj-n erased and the digitized image reúurned to the
storage tube for viewing at normal TV scan rates and for
comparing with the disprayed video input signal. photographs
27, 23 and 24 show typical results obtained from digitizing
images from the two different sources.
10.7.1 Test pattern
The microcomputer generated image shown in photograph
17 highrighted instability in the write cr-ock frequency.
since the digitize clock frequency is generated by an
identical circuit, it is not surprising that the oscil-lator
exhibits the same instability. This instabirity is
apparent when digitizing an image with sharp brack and
white transitions which are orthogonal to the horizontal
scanning direction. certain edges which are coincident
with the cl-ock f4equency transitions are randomly digitized
as white or b]ack.
Black specks in the white areas of the digitally
processed test pattern are attributed to Moire effects.
109
1-O.7 .2 Conventional- image
For the second part of the evaluation, a conventional
television camera hras coupled to the rmage processing
Terminal- and the camera focused on a colour photograph.
Arthough the photograph's appearance to the eye hras
enhanced by virtue of it being in colour, its grey scare
characteristics rÁrere not wide ranging when viewed with a
black and white television camera. However, it was
considered important to relate the system to a stored image
of a prominent person as opposed to a general- scene which
may have presented better grey scale characteristics.
Photographs 23 and 24 show the resul-t of processing the
image shown in photograph 22 over 1,28 rows by 64 cor-umns
and 256 rows by 128 columns respectively.
In general, the digitally processed image was
considered a fair reproduction of the original stored
image. Again, the random black specks have been attributed
to Moire effects.
10. B Resolution
The maximum resolution of the storage tube is determined
by a combination of video amprifier bandwidth, technicäl-
adjustment of the erectron optics and el-ectron beam spot
diameter. Ideally, the video amplifier should have sufficient
bandwidth and the el-ectron optics shoul-d be adjusted to have a
minimal- effect on the system resolution, with the main
limitation being the physical diameter of the scanning
el-ectron beam. Photograph 25 shows the result of storing a
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test pattern with square wave frequency components of o.3L2s,
O.625, I.25, 2.5, 4.43 and Sytflz. Fi.gure 16 shows the
modul-ation transfer function of the overalL system obtained by
plotting the relative video output signal ampritude of each














FIGURN 16. MODUTATION TRANSFER FI.JNCTION . OVBRAII SYSTEM
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11. CONCLUSIONS
When this project was conceived, a storage tube represented
an economical approach for developing an image processing
terminal. Over the ensuing years the size of single integrated
circuit dynamic memories has increased by almost two orders of
magnitude and their cost has plummeted to approximately 0.01 cent
per bit (16K dynamic RAM). The number of peripheral integrated
circuits has al-so been reduced. An image processing terminal
equivalent to the present design and employing digital memories
requires a high speed analogue-to-digital converter to digitize
the video input signal. Again, the cost of these units has
steadily decl-ined to less than one hundred doll-ars.
lr/hiIe today, an image processing terminal- employlng a
digital- memory may be comparäbIe in price with the present
design, the storage tube still has some unique features such as
its ability to integrate images and to function as a non-votatile
store. It does however suffer from image shading caused by the
el-ectron optics and non-uniformity of the silicon dioxide storage
target. Also, the image is not stored as a series of discrete
points but as discrete l-ines which may result in the generation
of Moire patterns. These problems are minimized by careful-
adjustment of the deflection and alignment circuits.
The present Image Processing Terminal uses a smal-l digital
memory for temporarily storing one row of the digitized image.
At the same time, the system may be supported by a small_
minicomputer with very limited memory capacity. The data
generated by digitizirg orr" or more images is held on a disk
II2
unit. As shown in reference 7 the concept of storing data in row
accessible order on disk does not prevent the system from
engaging in two dimensional image processing techniques. These
advantages are offset by the increase in processing time to
transfer data either to or from disk when compared with a ]arge
computer with its central- processor interfaced directly with a
digital video store.
Data transfer between the Image Processing Ierminal and the
PDP-11 computer is control-l-ed by four registers located in the
DR11-B interface bus. The use of the FORTRÀN COMMON statement to
overlay an array over the r/o page with elements in the array
having the same physicaJ- addresses as the interface registers has
greatly simplified the techniques for programming the rmage
Processing Terminal. Although the system executes eight separate
functions, the FORTRÀN coding to implement these functions has
been reduced to just a few instructions.
As with almost any project of this magnitude, the
conceptual design may occupy a significant proportion of the
total developmental time. This is particularly true with complex
digital circuits where, by carefuL consideration of the timing
requirements, it is often not necessary to prototype the design
before proceeding with its construction. Such was the case with
the printed circuit card shown in figure II-2O.
This is not necessarily the case with analogue circuits
which frequently require prototlping before proceeding with their
construction. As in the case of the vertical deflection circuit,
even this did not guarantee its satisfactory operation. While
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its linearity appeared excellent when examined with a current
probe, the circuit showed signs of cross-over distortion when
observing a stored image on the television monitor. An important
aspect of any video system is the fact that the tel-evision
monitor coupled to the system is itself a useful tool- for
diagnosing circuit deficiencies. Even l-ow levels of external
el-ectrical interference are readily apparent on the display,
hence the special attention paid in the design to minimize this
interference by shielding and careful placement of certain
printed circuit cards such as the read amplifier.
The present desj-gn has proved the conceptual- and hardware
designs for an rmage processj-ng Terminar. At the same time, the
functional- system highlighted areas which require additional
attention such as the write and digiLize crock oscil-lators.
Not only has technology progressed in the field of
semiconductor devices but possibly as a result of this explosion
there has been increasing development of computer generated
displays. It is believed that this trend wil-I continue and
display systems will pfay an ever increasing role in the





























IMÀGE STOP FRAME VTR
SÎORAGE TUBE INTEGRATION - O.2 SECOND
STORAGE TUBE INTEGRATION . 1.0 SECOND
THE IMÀGE PROCESSING TERM]NAL
READ AMPLIFIER LOCATTON
READ AMPLIFIER
FET VIDEO AMPLIFIER FREQUENCY RESPONSE
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D/A CONVERTER OUTPUT TEST MODE
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STORED IMAGE O MINUTES
STORED IMAGE AFTER 60 MINUTES
MOIRE PATTERNS
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a
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Camera shutter speed 0.25 second
PHOTOGRAPH 1. IMAGE - REPIAY VTR
Camera shutter speed 0.25 second
PHOTOGRAPH 2. IMAGE - STOP FRAME VTR
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Integration over 10 TV Frames
PHOTOGRAPH 3. STORAGE TUBE INTEGRATION . O.2 SECOND
Int.egration over 50 TV Frames






PHOTOGRAPH 5. TI{E IMAGE PROCESSING TERMINAL
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PHOTOGRAPH 7. READ AMPTIFIER
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Low frequency gaín 3 8
Línear sweep 10KHz - 15MlIz
pHoToGRAPH 8. FET VIDEO Al'fPLrFrER FREQUENCY RESPONSE
PHOTOGRAPH 9. COMPOSITE VIDEO SIGNAL
]-20
Low frequency gain î1 100
Linear sweep lOKlIz - 5tIHz
PHOTOGRAPH 10. MAIN VIDEO AMPLIFIER FREQI]ENCY RESPONSE - READ & ERASE MODES
Low frequency gaín ! 20
Linear sweep lOKlIz - 15MIIz
1înSr1
PHOTOGRAPH 11. MAIN VIDEO AMPTIFIER FREQUENCY RESPONSE - I{IRITE MODE
72r
Current 5mA/Div
PHOTOGRAPH 12. FRAl"lE scAN CURRENT/VOLTAGE LI]AVEFORMS - NORMAL TV SCAN















PHOTOGRAPH 13. FRAI{E SCAN CURRENT I./AVEFORM - STAIRCASE SCAN
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Current 5OmA/Div





























64 Columns Current 5OmA/Dív
PHOTOGRAPH 15. I,INE SCAN CT]RRENT/VOTTAGE IdAVEFORMS - STAIRCASE SCAN
r23
128 Rows x 64 Columns
pHoTocRAPH 16. D/A CONÍúERTER OUTPUT - TEST MODE
128 Rows x 64 Coh¡¡nns
PHOTOGRAPH 17. STORED IMAGE GENERATED BY }ÍICROCOMPUTER
- r24
PHOTOGRAPH 18. STORED IMAGE - O MINUTES
PHOTOGRAPH 19. STORED IMAGE AFTER 60 MINUTES
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System deliberately maladjustedto highlight the effect
PHOTOGRAPH 20. MOIRE PATTERNS
128 Rows x 64 Columns
Þ
PHOTOGRAPH 27. DIGITIZED TEST PATTERN
l-26
PHOTOGRAPH 22. STORED IMAGE FOR DIGITIZATION
-
PHOTOGRAPH 23. DIGITIZED IMAGE 128 ROIdS X 64 COII]MNS
r27
PHOTOGRAPH 24. DrcrrrzED rMAGE 256 Rotl/s x 128 COLIJMNS
#
0.3725þfrIz 0.6251fr12
PHOTOGRAPH 25. STORED MUTTI.BURST TEST PATTERN
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APPENDIX I
THE SILICON DIOXIDE STORAGE TUBE
I.1 Storage tube
The silicon dioxide storage tube (ref. L,2) differs from
most other storage tubes in that it can reproduce shades of
grey and is therefore idealry suited to storing terevision
images. rt is mechanically and erectrically simirar to a
conventional magnetically focused and defl-ected vidicon camera
tube but with the photosensitive target repraced by a
fabricated silicon dioxide storage target. This talget has
been made possible by advances in integrated circuit
technology.
I.1.1 Electron gun
The erectron gun (figure r-1) consists of
indirectly heated cathode c, a control grid Gl,
accel-erating electrode G2, ârr erasing eLectrode G3,
focusing el-ectrode c4 and a fietd mesh electrode G5.














FIGURE I-1 SCHEMATIC SILICON DIOXIDE STORAGE TUBE
t29
I.1.2 Storage target
The storage target consists of a mosaic of silicon
dioxide dierectric blocks on a conducting backplate
(figure r-2). The backprate is a heaviry doped p-t¡pe
siÌicon wafer which is thermarry oxidised to form a
1 micron (um) thick silicon dioxide rayer. This J_ayer is
etched by standard integrated circuit techniques to form a
mosaic of erementar diel-ectric blocks, each approximately













FIGURE I-2 SCI{EMATIC STORAGE TARGET
ï .1.3 Principles of operation
charges are stored on these elemental dierectric
bLocks and er-ectrostatic interaction between adjacent
bLocks establishes a copranar grid which contrors the






conducting backplate. Estabrishing this charge pattern
(writing) on the storage target, reading and erasure are
performed sequentially and each process is descrj_bed
separately.
I .7.4 Erasure
During erasure, the target backplate is held at
approximately 17 volt and the silicon dioxide brocks are
scanned by a constant el-ectron beam current (figure r-3a).
lvith a uniform decel-erating fierd establ_ished between the
c5 electrode (+7sov) and the conducting backplate (r7v),
the electrons are decel-erated and arrive at the target with
l-ow velocity. charges are deposited on the surface of the
sil-icon dioxide bl-ocks and al-l- are stabilized to cathode
potentiar (ov). stabil-ization requires approximately 360ms
or 18 TV frames after which, each block acting as an
elemental capacitor, is charged to j,7 vo1t.
I.1.5 Writing
Prior to the writing mode, the target backplate
potential is raised to 200 vo]t and by capacitive coupling,
the cathode side of each diel-ectric block ís el_evated to
183 volt (200v minus the r7v stored on each el_emental-
capacitor). Elevation of the target to this potentiar
reduces the decel-erating fierd whereby the beam el_ectrons
are not decel-erated and arrive at the target with high
velocity. These high energy el-ectrons strike the sil_icon
dioxide surface rel-easing secondary el-ectrons in numbers
proportional- to the incident el-ectron density, which in
- 131
turn is proportional to the video signal appried to the
control- grid, G1 (assuming unity gamma for the electron
gun). Removar of electrons discharge the elemental-
capacitors taking them positive as shown in figure r-3b
I.1.6 Non-destructive read
After writing, the target backplate is lowered to
approxi-mately 7 vol-t and by capaci-tive coupling, the
cathode side of each dielectric block assumes a voltage in
the range -10 to 0 vo]t, see figure I-3c. A uniform
decelerating fiel-d is again establ-ished between the c5
el-ectrode and the target. The target is scanned in the
normal- raster mode by a constant beam current and the
electrons, under the influence of the decelerating field,
arrive at the target with low verocity. The negative
potentials on the dielectric brocks repel electrons and
prevent target discharge (i.e. non-destructive read
mechanism). In/hereas the electrostatic interaction between
adjacent bl-ocks establ-ishes a copranar grid control_Ling the
reading beam current flowing to the conducting backpl-ate.
The beam current reaching the backplate develops a vortage
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FIGURE II_3 FUNCTION DECODER
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FIGURE II-12 WRITE AMPLIFIER
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FIGURE II- 13 SYNC SEPARATOR/GENERATOR
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FIGURE 1I_17 H.T. INVERTER
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FIGURE II-20 DR11B STORAGE TUBEINTERFACE CARD ARTWORK OVERLAY
REDUCED 0.8:1
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IMAGE PROCESSING TERMINAL SDK-85 M]CROCOMPUTER TEST PROGRAM
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ADDRESS SPACE






AVAILABLE IN BASIC RAM
FOR PROGRAM DEVEIOP}ÍENT
RESERVED BY T}TE MONITOR PROGRAM
AVAITABIE IN EXPANSION RAM
FOR PROGRAM DEVETOPMENT
RXSERVED FOR PROGRAM STACK28F7 - 28FF
TITIE:
TITTE ' IMAGE PROCESSING TERMINAI
SDK-85 MICROCOMPUTER TEST PROGRAMI
: /r /\ ,r ,r ,l /r /r 
^ 
/r /r ,r rì ,i 7i7t7i7a7t7t7t7t7Í7t7a7i7t7i7i7i7i?i7i7ç7i7Í7Í7i7t7t7t7t7i7i7i7i7i7t?i
t
;ASSIGN LABEI,S TO IMAGE PROCESSING TERMINAL
;MODES 0F OPERATION
;






































































FOR: 1. DIGITIZATION - FIINCTION 4
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; PROGRAM STARTS AT ADDRXSS 2000 I{EXADECIMAT
;
oRG 2000H ;SET ASSEMBIER IOCATION COUNTER
TO ADDRESS 2OOO
SUBROUTINES
,l ,l ¿r ,r ,l /r /r /r ,r ,r /r ,r ,r ,r ,r /r ,t ri7t7t7t?t7i7i7i7s7t7t7i7i7i7i7;7i7i7i7Í7s?ç7i?Í7i7t7t7i7i7;7i?i7i7ç?t?i
SUBROUTINE OUTPUTS AN 'TNITIALIZEIIPUISE' OR 'END CYCIE' PUISE
PULSE: oUT 00H ;OUTPUT (A) n¡CrsTER T0 PORT 00
NA A ;CIEARAREGISTER































SETS COMMAND AND STATUS REGISTER,
PORT 20H, ASSOCIATED I,\IITH
PORTS 2IH, 22H AND 23H
FOR: PORT 21H = OUTPUT
PORT 22H = OUTPUT
PORT 23H = OUTPUT
ACCEPTS FNCT 1, 2 AND 3 IN B REGISTER,
AND OUTPUTS FI]NCTION TO PORT 23H.
OUT ;SET I/0 CODE FOR c/S REGISTER





- J¡!r¿!LJ¡\r_!L\r?-r¡rr¡-rJ\L-LJ--L-r--L-r_!r¡tr¡!Lrr¡!i¡J¡rLrr¿rr¡-r¡\LJ¡-Lrr¡!r¡!r-tr¡rr¡/r ,r /r 
^ 
rr ,r /r /r /r /r /ì ,r 
^ 
,r ,\ ,r ,r ,\ /i 7t ri7ç7t7i7i7i7t-t?t7i7t7ili7i7i7i7i7;7i7i7i7i-.i7i7i7i7i7i7i7ç-¿i?i7i7Í,
; SUBROUTINE 1. SETS COMMAND AND STATUS REGISTER,
; 'DIN' PORT 20H
; FOR: PORT 21H = INPUT
159 -
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PORT 22H = fNPUT
PORT 23H = OUTPUT
ACCEPTS FNCT 1, 2 AND 3 IN B REGISTER,










































































,r ,r /r ,\ /\ ,\ .r .r .r ,\ ,r ,i iiTiTtTittti?a7izi7i ¿r /r /r ,i 7i7i7i7i7i7i7i7i7i7Í7r_7r /\ ,r ¿r ,r ,r ,i 7i7;Zi7ç
SUBROUTINE IOAD TI{E ROI,{ COIJNTER IN TI{E
'\I¡RRO\4I' IMAGE PROCESSING TERMINAL
(R0\,ü N0. STORED rN REGISTER pArR D+E)
;SET I/0 CODE FOR C/S REGISTER




; SET FIJNCTION 1 - I,\TRITE
;/ROl'ri NUMBBR
;MOVE toW BYTE
;/To DATA BUS 00-07
;MOVE HIGH BYTE
;/To DATA BUS 08-15
;PUISE 'END CYCLET TO



















SUBROUTINE READ THE ROI,il COUNTER IN T}IE
'REROI4/' IMAGE PROCESSING TERMINAL
(Ror,{ N0. MovBD T0 REGISTER PAIR D+E)
REROW: ;SETFUNCTION0-REAI)
; /ROr,Ì NUMBER
;INPUT FROM DATA BUS 00-07
;STORE IOI,ü BYTE IN REGISTER E
;INPUT FROM DATA BUS 08-15









; ISTARTI 1. INITIATIZES STACK POINTER
; 2. SETS DATA DIRECTION R-EGISTER, PORT 02H,
; FOR PORT 00H BITS 0,1 = OUTPUT
; BITS 2-7 = INPUT
; 3. RESETS IMAGE PROCESSING TERMINAL LOGIC
760
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SP,28FFH;DEFINE STACK POINTER AT 2800
4,03H ;
O2H ;SET DATA DIRECTION RXGISTER







'RESETI PULSES 'INITIAIIZE' WHICH RESETS ALL LOGIC
I¡iITHIN TIM IMAGE PROCESSING TERMINAI
RESET: I"ÍVI 4,02H ;SET BIT 1, A REGISTER
CAtt PUISE ;PULSE 'INITIAIIZE'





rl ¿i ri7i7i7i7t7t7t7i7i rr ¿r ¿r ¿i ii7i7s7i7i7i7i7;7;7i?\_7s7i7i7i7i-,47í?Í-rÍlÍ7i
'I,irRTV' STORES AN IMAGE FROM A CONVENTOINAT TV SOIIRCE
SETS UP DATA DIRECTION RXGISTER ASSOCIATED
I,irITH I/O PORTS
SETS FUNCTION BITS TO BINARY 6 - IdRITE(TV)
OUTPUTS IdRITE FRAI{ES
VTRITE(TV) INITIATED BY ?END CYCTE' PUISE












;SET BIT 1, A REGISTER
; INITIAI,IZE (RESET)
;RETURN TO MONITOR PROGRAM
; SET FUNCTION 6 - \¡IRITE (TV)
;SET DATA DIRECTION REGISTERS
;/ASSOCIATED I,VITH SDKB5 I/o PORTS
;SET NUMBER OF TV FRAMES = 2
;OUTPUT TO PORT 21H
;SET BIT O, A RXGISTER
;TRANSMIT IEND CYCIEI PUTSE
;/T0 E)GCUTE WRITE(TV)







2054 CF RST 1
MVI
CALL
:r::r¡:r:+r¡J_::r:.r¡-!.-:r"J-!.-r..r..r..r..r..r..r.¿-!i-!i-!¡-!--r-.!--!--!-/\ rl /l ,\ /\ r! r\ rl rl rl /r rr /r rr /l rr ¿r 
^ 
/r /r r\ /i ¿ì rt /i ¿l rt7t7t7i7t7i7t?t7t?i7i7i7i7i7i7i7t7t7ç7i7i7i7i7i7i
'ERASE' BRASES STORAGE TUBE
SETS UP DATA DIRXCTION RXGISTER ASSOCIATED
I^/ITH I/0 PORTS
SETS FI.]NCTION BITS TO BINARY 7 - ERASE
OUTPUTS ERASE FRAMES X 10
ERASE INITIATED BY IEND CYCLEI PUISE






ERASE B,FNCTT ;SET FIJNCTION 7 - ERASE
DOUT ;SETS DATA DIRECTION REGISTERS
t6r
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206A 110000 I,üRCOL : LXI
;/ASSOCIATED I,{ITH SDKB5 I/o PORTS
;SET NIIMBER OF TV FRAMES = 10 X 10
;OUTPUT TO PORT 21H
;SET BIT 0, A RXGISTER
;TRANSMIT IEND CYCIEI PULSE
; /TO EÆCUTE ERASE
;RETURN T0 MONITOR PROGRAM
;CLEAR A REGISTER
;OUTPUT 00 T0 DATA BUS 00-07
;SET A REGISTER TO FF








































'WRCOL' ViRITES A SERIES OF BIACK AND IdTIITE




D,0000H ;REGISTER PAIR D+E IS
;/76-BIT ROId COUNTER,
;/INITIATIZE To ZERO
INITIATE I¡IRITING DIGITAT INFORMATION ON STORAGE TUBE
MVI B,FNCTS ;SET FUNCTION 5 - I,{RITE(DIGITAI)
CALL DOUT ;SET UP I/O PORTS FOR OUTPUT
MVI A,MAT03 ;INITIATE VTRITE OVER
;/256 Rol,{S X 64 cotuMNS
OUT 21H ;OUTPUT TO DATA BUS 00-07
MVI 4,01H ;SBT BIT 0, A RXGISTER
CAIL PUISE ;PUISE 'END CYCLE'
i rrsr FoR MEMoRy AvArrABrE
ROIdS:
NORAM: IN OOH ;RXAD DEVICE STATUS BITS
ANr 10H ;lfASK DSTAT A - (BrT 4)
JZ NORAM ;IdAIT FOR RAM AVAITABIE
I4TRITE ROI4/ NIIMBER
CALI IIIRROI,V ;I{RITE ROI^I NIJMBER
OUTPUT ONE ROI,\¡ OF DATA
WRITE OOH IN EVEN COLI]MNS





















INITIATE WRITE INTO DUAI PORT }ÍEMORY
MVI A,FNCT3 ;SET FIINCTION 3 - I4TRITE INTO RAM
OUT 23H i
MVI A,OIH ;SET BIT O, A REGISTER
CAIL PULSE ;PUISE rEND CYCLE'
2094 010000 IXI 8,0000H ;REGISTER PAIR B + C
-762-
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;SET BIT O, A REGISTER
;PUISE iEND CYCIE' AND
;/TRANSMIT 00-FF
; STEP TO NEXT COII]MN PAIR
;NOTE: IF 512 COLIIMNS MOV A,B
;TEST FOR END OF COlllMNS
iNO, TRANSMIT NEXT
;COLUMN PAIR
;MOVE TO NEXT R0l4/
t
;
; TEST FOR END 0F RO\¡iS
iNO, cO T0 NEXT ROhl
2080 c36A20
2800
RNSET IMAGE PROCESSING TERMINAL IOGIC
MVI 4,02H ;SET BIT 1, A RXGISTER
CAtrL PUISE ;PULSE I INITIALIZE'
JMP I4IRCOL ;REPEAT TI{E PROCESS
;REPIACE THIS STATEIIENT I,{ITH
;/RST 1 (CF) WTIEN EXECUTING
; /Ttß, PROGRAM ONCE
t
,r ,i ?i7i7i7i7izi7i7i7i7i7i7ç?\_?i ,r ,r ,r ii;iZiZiZiZiTi?\-7\-7\-?i7i-/i ,r,
; PROGRAM CONTINUES IN EXPANSION RAM
oRc 2800H ;SET ASSEMBIER LOCATION COIINTER
TO ADDRESS 28OO
:'r:k:k'.'r',1:t',k:k:k;k;k'.1.;'ç:'r;k:l:k;i-;k:k:'ç:k:k:k;k:k:k.;'r;t;k;'.-;k;!¡k:t:!:'.-:i-;'i:k.;k:k:'r:k:k:!;k:!:!:!:k:k:k:!:',-:kit:'<
| \^iRST' WRITES A STAIRCASE FIINCTION ACROSS
STORAGE TUBE RANGING FROM BTACK
0N TIm IEFT TO \,\IHITE ON TI{E RIGHT
2BOO 110000 IdRST : IXI D,0000H ;REGISTER PAIR D+E IS





INITIATE IdRITING DIGITAI INT'ORMATION ON STORAGE TUBE
MVI B,FNCT6 ;SET FUNCTION 6 - I4¡RITE(DIGITAL)
cAlI, DOUT ;SET UP I/o PoRTs FoR OUTPUT
MVI A,MATOT ;INITIATE WRITE OVER
; / 256 Rol,{S X 128 COTUMNS
OUT 27H ;OUTPUT T0 DATA BUS 00-07
MVI A,O1H ;SET BIT O, A REGISTER
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IN OOH ;READ DEVICE STATUS BITS
ANI 10H ;MASK DSTAT A - (BIT 4)
JZ NRAM ;T{AIT FOR RAM AVAIIABIE
WRITE R0l4r NUMBER
CAI,I IdRROtù ;ldRITE ROtü NIJMBER
OUTPUT ONE ROI,{ OF DATA BY NORMAIIZING TI{E COII]MN COI]NT

















INTO DUAI PORT MEMORY
A,FNCT3 ;SET FIINCTION 3 - I^IRITE INTO RAM
23H i
A,O1H ;SET BIT O, A REGISTER
PULSE ;PULSE IEND CYCLE'

























































;SET BIT O, A REGISTER
;PUISE ÍEND CYCIET
;STEP TO NEXT COIUMN
,
;TEST FOR END 0F Cots
iNO, cO T0 NEXT COIIIMN PAIR
;MOVE To NEXT ROh/
t
;
;TEST FOR END OF ROI,/S
iNO, GO TO NEXT ROI+/
;REPEAT TI{E PROCESS
;REPIACE THIS STATEMENT I4IITH
;/RST 1 (CF) r^lTrEN ETCUTING






2844 C30028 JMP I^IRST
764 -
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;SET FIJNCTION 4 - DIGITIZATION
;SET UP I/o PORTS FoR OUTPUT
; INITIATE DIGITIZATION OVER
;/I28 ROIITS X 128 COLIIMNS
;OUTPUT TO DATA BUS 00-07
;SET BIT O, A REGISTER
;PUISE |END CYCIE' TO
; /INITIATE DIGITIZATION
;READ DEVICE STATUS BITS
;MASK DSTAT B - (BIT 3)
;L{AIT IINTII ROI4/ DIGITIZATION
;/IS COMPIETE
;REGISTER B IS COIIIMN COIINTER
; INPUT EVEN COIIJMN
; INPUT ODD COLIIMN



























READ DATA FROM DUAL PORT }ÍEMORY
MVI B,FNCT2 ;SET FIJNCTION 2 - READ FROM RAM
CATI DIN ;PREPARE TO INPUT DATA








;NOTE: IF 512 COIS MOV A,B
;TEST FOR END OF COLI]MNS
;NO, READ NEXT COLI]MN PAIR
;READ ROI,ü NI]MBER
;NOTE: IF 256 OR 512 ROI,VS MOV A,D
;TEST FOR END OF ROWS
;N0, IdAIT FOR DIGITIZATION
;REPEAT TITE PROCESS
;RXPIACE THIS STATEI'ÍENT WITH
;/RST 1 (CF) I,,ÌHEN B)GCUTING








END ;END OF PROGRAM
-165-
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TI{E ARRAY rDATA(1024) COMMMON I,VITH Tr{E INSTAIIED
BIOCK I IDATA'
/rDArA/ rDArA(7024)







DECIARE TIm FOILOI,IIING VARIABIES AS INTEGER
INTEGER DRI,\IC, DRBA, DRST, DRDB
INTEGER ERROR, MAINT , DSTATA, DSTATB , DSTATC , READY, XBA, GO , FNCT
INTEGER ROI,rrS , COLS ,l4lORDS ,I,\IRITE , ERASE , MATRIX
DEFINE TI{E MEMORY ADDRESS FOR TI{E DATA BIIFFER
DATA IBASE /'t16600/
ASSIGN MNEMONIC NAMES TO ARRAY VARIABIES
EQUIVATENCE ( IARRAY ( "5 205 ), DRI^¡C ), ( IARRAY (,' 5 20 6), DRBA )
EQUIVAIENCE (IARRAY('' 5207 ),DRST), (IARRAY(''5208),DRDB)
OPEN DISK FILE FOR DATA STORAGE










DEFINE IMAGE PROCESSING TERMINAI OPERATING CHARACTERISTICS





ERASE FOR 10 X 10 TV FRAMES
ERASE = 10
V/RITE OVER 2 TV FRAMES
I,'¡RITE - 2
RESET EIECTRONICS T4¡ITHIN TI{E IMAGE PROCESSING TERMINAI




SET T}IE WORD COI]NT REGISTER TO -1
DRWC = -1
sToRE NIIMBER OF ERASE FRA]"ÍES X 10 IN IDATA(I)
IDATA(I) = ERASE
IOAD TI{E BUS ADDRNSS REGISTER
DRBA = IBASE























INITIATE ERAST]RE OF TI{E STORAGE TUBE
DRST = XBA + (FNCT?'r2) + GO
INDICATE ERASE INITIATED
TYPE 1
\,'/AIT FOR ERASIJRE (IDEtAy MIIIISECoNDS)
IDETAY = f,tu\$[:k]QQ
cAtt I,üArT(IDEIAY,1)
TBST DEVICE STATUS DSTATC FOR ERASE COMPLETE
IF ERASE NOT CoMPIETE AFTER 1000 LOOps, EXrT
ITIME = 0
ITIIIE=fTIME+1
rF(ITIr'fE.EQ. 1000) GoTo 70
rF(DRST.AND.DSTATC) .EQ.DSTATC) GOTO 2
STORE A CONVENTIONAT TV IMAGE ON TI{E STORAGE
TUBE BY INITIATING A 'I,ìIRITE(TV)'
SET TI{E WORD COI]NT REGISTER TO -1
DRI,{C = - 1
STORE NI]MBER OF I4IRITE FRAMES
IDATA(1) = I,TIRITE
IOAD TI{E BUS ADDRESS REGISTER
DRBA = IBASE






I,JAIT FOR I,TTRITE (IDELAY MIILISECONDS)
IDEIAY = ffi[ff,;TlQ
CAtt I,I/AIT (IDEIAY, 1)
TEST DEVICE STATUS DSTATC FOR WRITE COMPLETE
ITIME = 0
ITIME=ITII'ÍE+1
IF(rTrME.EQ. 1000) GOTO 70
rF(DRST.AND.DSTATC) .EQ.DSTATC) GOTO 4
INITIATE DIGITIZATION OVER SETECTED MATRIX COMB]NATION
SET TI{E I/ùORD COIINT REGISTER TO -1
DR[{C = - 1
STORE TI{E }íATRIX COMBINATION
IDATA(I) = MATRIX
IOAD TI{E BUS ADDRESS REGISTBR
DRBA = IBASE
SET FI]NCTION 4 - 'INITIATE DIGITIZATION'
FNCT = 4
INITIATE DIGITIZATION
DRST = XBA + (FNCT?\2) + cO
INDICATE DIGITIZATION INITIATED
TYPE 5
SET UP LOOP TO READ AtI ROWS



















































TEST FOR RAI'I LOÆ)ED
ITIME = 0
ITIME=ITIIIE+1
rF(rTrlrE.EQ. 10oo) coTo 70
rF(DRST.AND.DSTATB) .EQ. 0) GOTO 6
RXAD DATA FROM RAM
LOAD I,\7ORD COIINT REGISTER I^/ITH I,üORDS TRANSFERRID
DRWC = -I,\¡ORDS
IOAD THE BUS ADDRESS REGISTER
DRBA = IBASE
SET FI]NCTION 2 - 'READ FROM MEMORY'
FNCT = 2
IOAD I,\¡ORDS STORED IN RAM INTO CENTRAT MEMORY
DRST = XBA + (FNCTìT2) + cO
TRANSFER DATA FROM CENTRAI MEMORY TO DISK
I¡/RITE (2' IROId) (IDATA(K) ,K=1 ,WORDS)
RXAD ROI4I NIIMBER
DRIdC = - 1
DRBA = IBASE
SET FUNCTION 0 'READ R0I¡/ NIIMBER I
FNCT = 0
DRST = XBA + (FNCTìI2) + GO
MASK IEAST SIGNIFICANT 9 BITS OF ROW NI]MBER
IDATA(1) = IDATA(1) .AND ."000777
INDICATE IdTIICH ROI/'/ IS DIGITIZED
TYPE T,rDATA(1)
RESET T}IE ELECTRONICS WITHIN TI{E IMAGE PROCESSING TERMINAL
DRST = MAINT
DRST = 0







DRST = XBA + (FNCP'í2) + GO
TYPE 1
I,JAIT FOR 5 SECONDS
cAlt WAIT (S,Z)
INITIATE II,{RITE DIGITAT' OVER SEIECTED MATRIX COMBINATION
SET TI{E IIIORD COIINT REGISTER
DRI'rlC = - 1
STORE TI{E MATRIX COMBINATION
IDATA(1) = MATRIX
IOAD THE BUS ADDRESS REGISTER
DRBA = IBASE







































DRST = XBA + (FNCTì'r2) + GO
INDICATE'Í/RITE DIGITALI INITIATED
TYPE 8
SET UP ROhI COT]NTER
DO 60 IROhr = 1,ROI,rIS
RECOVER ROI,ü OF DATA FROM DISK
READ (2' IROhr) (IDATA(K),K=1,trtrORDS)
TEST FOR RAI'Í AVAIIABIE
ITIME = 0
ITIIÍE=ITIME+1
rF(rTrME.EQ. 10oo) GOTo 70
rF((DRST.AND.DSTATA) .EQ. 0) c0T0 30
II/RITE ROI{I NIIMBER
DRhrC = - 1
DRBA = IBASE
FNCT =1
NORMALIZE ROl,rr NIIMBER T0 1 IN 512 ROl/rrs
IDATA(1) = ($12lR01,/s)ttlPot
DRST = XBA + (FNCT?,T2) + GO




DRST = XBA + (FNCTì'r2) + GO
CONTINUE
GoTO 80
INDICATE TEST OF DEVICE STATUS FAIIED
TYPE 10
RESET EIECTRONICS I^IITHIN TI{E IMAGE PROCESSING TERMINAI
DRST = MAINT
DRST = 0
CLOSE TI{E DISK FIIE
CLOSE (llNtt=Z ,DISP='DELETE ' )
FORMAT STATEI'ÍENTS
FORMAT(' ERASE INTTTATED' )
FoRMAT( ' ÍIRITE INITIATED ' )
FoRMAT('î DrcITrZATrON TNTTTATBD')
FORMAT(' ROl^rr ,15,'DIGITZED' )
FORMAT(' I,TTRITE DIGITAL INITIATED' )
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